POLITECNICO DI MILANO

Scuola di Ingegneria Industriale Corso di Laurea Magistrale in Ingegneria Aeronautica



Design and development of the new generation of the "Mnemosine" FTI system for light aircraft

Relatore: prof. Alberto ROLANDO

Tesi di Laurea di: Federico ROSSI Matr. 763665

Anno Accademico 2011/2012

Sommario

Questa tesi nasce per rispondere alla richiesta di una nuova generazione di strumentazione per prove di volo per velivoli ultraleggeri sviluppata dal Dipartimento di Scienze e Tecnologie Aerospaziali del Politecnico di Milano. Tale strumentazione andrà a sostituire la precedente versione chiamata Mnemosine MK III che essenzialmente si compone di più case metallici contenenti i nodi, ognuno con le proprie caratteristiche, che comunicano fra loro tramite protocollo Controller Area Network (CAN) data bus appositamente sviluppato.

Quanto segue è il risultato di diverse analisi volte allo sviluppo del nuovo sistema flight test instrumentation (FTI) chiamato Mnemosine MK IV. Capitalizzando i progressi dell'industria dei semiconduttori, questa nuova versione introduce l'integrazione di più nodi in un'unica unità centrale, le cui funzioni sono governate da un sistema operativo real-time.

Fin da subito si espone la volontà di utilizzare il più possibile software e codici sorgenti *Open* Source.

Il lavoro qui presentato è composto da una parte introduttiva, dove si riporta brevemente la storia dell'evoluzione di Mnemosine con una parentesi rivolta al mondo dell'aviazione, la ricerca formale dei nuovi requisiti raccolti durante le campagne di flight test sia in ambito accademico sia in ambito aziendale grazie al progetto Poli-XFlight. Segue il progetto di massima dell'hardware, che in alcuni casi si spingerà più in dettaglio secondo le esigenze funzionali e la descrizione della filosofia software fino alla redazione della specifica dei requisiti e la presentazione dei codici di validazione realizzati con lo scopo di verificare l'effettiva fattibilità dell'intero progetto.

Abstract

This thesis was created to meet the demand for a new generation of flight test instrumentation for ultra-light aircraft developed by the Dipartimento di Scienze e Tecnologie Aerospaziali of Politecnico di Milano. This instrumentation will replace the previous version called Mnemosine MK III which essentially consists of several metal cases containing nodes, each one with its own characteristics, which communicate with each other through a specially developed protocol based on Controller Area Network (CAN).

What follows is the result of several analysis aimed at developing the new flight test instrumentation (FTI) system called Mnemosine MK IV. Thanks to the progress of the semiconductor industry, this new version introduces the integration of multiple nodes in a single central unit, whose operations are governed by a real time operating system.

Right from the start it exposes the desire to use as much as possible *Open Source* software and source code.

This work consists of an introduction, where is given a brief history of general flight test activity and the evolution of Mnemosine, the formal research of new requirements gathered during the flight test campaigns both in academic and in business through to the project Poli-XFlight. Follows the hardware preliminary design, that in some cases goes into detail according to the functional requirements. Then the description of the software philosophy until the preparation of the requirements specification and the presentation of the demo made with the purpose of verifying the actual feasibility of entire project.

Contents

Al	ostra	ct	iii
C	onten	ts	v
Li	st of	Figures	ix
Li	st of	Tables	xi
Li	st of	Acronyms	xiii
1	Intr	oduction	1
	11	A bit of FTI history	1
	1.1	1.1.1 Data Acquisition Methods	2
		1.1.2 Data Processing and Applyzic Methods	2
	19	UIM Ultra Light Machine	3 4
	1.2		4 5
	1.0	121 CS VI A	ม ร
		$1.3.1 \text{CS-VLA} \dots \dots \dots \dots \dots \dots \dots \dots \dots $	่ 5
	1 /	II. J. Z. Co-LoA	5 7
	1.4		1
	1.5	History of Minemosine F11	8
		1.5.1 Initial requirements	8
		1.5.2 Actual state: Mnemosine MK III	9
	1.6	Operating limits	10
	1.7	Upgrade requirements	11
2	Har	dware Realization	13
	2.1	Development board	15
		2.1.1 STM32F407	15
	2.2	Power Supply Section	17
	2.3	Multi-Mode Serial Peripheral Interface	18
	2.4	Analog Signal Conditioning Module	21
		2.4.1 Noise Filter	21
		2.4.2 Schematics of Analog Signal Conditioning Module	22
		2.4.3 PCB	22
	2.5	Secure Digital Card	24
		2.5.1 SPI vs SDIO	25

26

2.7	Engine Data	27			
2.8	Stick Force Data	27			
2.9	Inertial Data	29			
2.10	GPS Data	30			
2.11	CDU (Command and Display Unit)	31			
3 Sof	ware Realization	22			
3 1	Real Time Operating System	33			
0.1	3.1.1 Choosing the BTOS	34			
3.2	Development Environment	36			
3.3	Thread definitions (High Level Software Requirements)	37			
0.0	3.3.1 Main	38			
	3.3.2 Time scheduler	38			
	3.3.3 SD thread	39			
	3.3.4 Ethernet thread	40			
	3.3.5 CAN thread	40			
	3.3.6 GPS thread	41			
	3.3.7 Stick force thread	41			
	3.3.8 AHRS thread	42			
	3.3.9 CDU thread	43			
	3.3.10 Control surface position thread	43			
	$3.3.11$ Air thread \ldots	44			
3.4	Software Requirements Specification (SRS)	45			
4 Har	dware & Software Suitability Validation Code	47			
4.1	Serial Driver SVC	48			
4.2	USARI/UARI SVC	49			
4.3	Analog to Digital Converter SVC	50 50			
4.4	SD SDIO Mode SVC	52			
4.5		53			
4.0	Input Capture SVC	55			
4.7	$\mathbf{L}^{2}\mathbf{C} \stackrel{\text{SVC}}{=} \mathbf{L}^{2}\mathbf{C} \stackrel{\text{SVC}}{=} \mathbf{L}^{2}\mathbf{L}^{2}\mathbf{C} \stackrel{\text{SVC}}{=} \mathbf{L}^{2}\mathbf{L}^{2}\mathbf{C} \stackrel{\text{SVC}}{=} \mathbf{L}^{2}\mathbf{L}^{2}\mathbf{L}^{2}\mathbf{C} \stackrel{\text{SVC}}{=} \mathbf{L}^{2}\mathbf{L}^{2}\mathbf{L} \stackrel{\text{SVC}}{=} \mathbf{L}^{2}\mathbf{L} \stackrel{\text{SVC}}{=} \mathbf{L} \stackrel{\text{SVC}}{=} \mathbf{L}^{2}\mathbf{L} \stackrel{\text{SVC}}{=} \mathbf{L}^{2}\mathbf{L} \stackrel{\text{SVC}}{=} \mathbf{L}^{2}\mathbf{L} \stackrel{\text{SVC}}{=} \mathbf{L}^{2}$	50 57			
4.0	105/0	97			
5 Cor	clusion and Future Developments	59			
5.1	Prototyping	59			
5.2	Conclusion	59			
Bibliog	Bibliography 61				
Appen	Appendix A (SRS) 63				

CONTENTS

Appendix B (SVC) 91		
Serial Driver source code	91	
USART/UART Driver source code	92	
ADC Driver source code	94	
SDIO Driver source code	96	
Time Scheduler source code	98	
IC Driver source code	106	
CAN Driver source code	108	
I^2C Driver source code	110	
Appendix C (ChibiStudio) 113		
Appendix D (Software Upgrade Procedures) 115		
JTAG	115	
UART	118	

List of Figures

1.1	Block diagram of Mnemosine MK III
1.2	Mnemosine MK III installed on board 10
2.1	Mnemosine MK IV
2.2	Mnemosine MK IV Rendering 14
2.3	STM32E407 Layout
2.4	Power Supply Diagram
2.5	Conceptual diagram of multi-mode serial peripheral interface
2.6	Noise Filter schematic
2.7	Schematics of Analog Signal Conditioning Module
2.8	PCB of Analog Signal Conditioning Module
2.9	3D PCB of Analog Signal Conditioning Module
2.10	SPI vs SDIO
2.11	HCLA Pressure Sensors Family
2.12	Typical Hall effect sensor and type J thermocouple
2.13	Futek MU300
2.14	Mantracourt DSC Load Cell Embedded Digitiser
2.15	Xsens MTi
2.16	U-Blox LEA-XT
2.17	CDU Rendering
3.1	ChibiStudio screen shot
3.2	SDC diagram
3.3	CAN diagram
3.4	SD driver
3.5	UART driver
3.6	UART driver transmission diagram
3.7	UART driver receiver diagram
3.8	ADC driver
3.9	I^2C driver
3.10	Overall Software Configuration Flowchart
4.1	Serial Driver SVC Flowchart
4.2	USART/UART Driver SVC Flowchart
4.3	ADC Driver SVC Flowchart
4.4	SDIO Driver SVC Flowchart

4.5	Time Scheduler SVC Flowchart
4.6	Input Capture SVC Flowchart
4.7	CAN Driver SVC Flowchart
4.8	I ² C Driver SVC Flowchart $\ldots \ldots 57$
5.1	Boards Arrangement
5.2	Flash Loader Demonstrator 1
5.3	Flash Loader Demonstrator 2
5.4	Flash Loader Demonstrator 3
5.5	Flash Loader Demonstrator 4
5.6	Flash Loader Demonstrator 5

List of Tables

2.1	Pin configuration of multi-mode serial peripheral interface	19
2.2	Pin configuration of multi-mode serial peripheral interface	20
2.3	pad assignment	24
4.1	ADC board: pin configuration	50

List of Acronyms

ADC	Air Data Computer
ADC	Analog To Digital Converter
AHRS	Attitude Heading Reference System
AOA	Angle Of Attack
AOS	Angle Of Sidesleep
API	Application Program Interface
ATZ	Air Traffic Zone
CAFFE	CAN for Flight-test Equipment
CAN	Controller Area Network
CAS	Calibrated Air Speed
CCM	Core Coupled Memory
CDU	Command and Display Unit
CPU	Central Processing Unit
CS-LSA	Certification Specification Light Sport Aircraft
CS-VLA	Certification Specification Very Light Aircraft
DAC	Digital Converter To Analog
DMA	Direct Memory Access
DPR	Decreto Presidente della Repubblica
DSP	Digital Signal Processor
EASA	European Aviation Safety Agency
EFIS	Electronic Flight Instrument System
EFIS	Electronic Flight Instruments System
EGT	Exhaust Gas Temperature
EICAS	Engine Indicating and Crew Alerting System

List of Acronyms

ELT	Emergency Locator Transmitter
FM	Frequency Modulation
FPU	Floating Point Unit
FTE	Flight Test Engineer
FTI	Flight Test Instrumentation
GPIO	General Purpose Input/Output
GPS	Global Positioning System
HAL	Hardware Abstraction Layer
HTTP	Hypertext Transfer Protocol
$\rm I^2C$	Inter-Integrated Circuit
I^2S	Inter IC Sound
ICMP	Internet Control Message Protocol
IDE	Integrated Development Environment
ISR	Interrupt service routine
JTAG	Joint Test Action Group
lwIP	light-weight Internet Protocol
MCU	Microcontroller Unit
MPU	Memory Protection Unit
MTOW	Maximum Take-off Weight
NetBIOS	Network Basic Input/Output System
OPSW	Operational Software
OTG	On The Go USB Peripheral
PCM	Pulse Code Modulation
PLL	Phase-Locked Loop
PPPoE	Point-to-Point Protocol Over Ethernet
PWM	Pulse Width Modulation
RISC	Reduced Instruction Set Code
RMS	Rate Monotonic Scheduling

- ROM Read-Only Memory
- RPM Revolutions Per Minute
- RTOS Real Time Operating System
- RTT Round-Trip Time
- SBAS Satellite-Based Augmentation System
- SDC Secure Digital Card
- SDIO Secure Digital Input/Output
- SRAM Static Random Access Memory
- SRS Software Requirement Specification
- SVC Suitability Validation Code
- TCP/IP Transmission Control Protocol / Internet Protocol
- UART Universal Asynchronous Receiver-Transmitter
- ULM Ultra Light Machine
- ${\it USART \quad Universal \ Synchronous/Asynchronous \ Receiver/Transmitter}}$
- VFR Visual Flight Rules

1 Introduction

1.1 A bit of FTI history...

In less than a century the airplane has undergone a spectacular evolution[34]. This evolution was marked by recurring cycles of research, ground testing, production, flight testing, improved products, and it stemmed from man's constant striving for better, more capable, more effective, more economical airplanes. The early pioneers in aviation combined many disciplines: they were aerodynamicist, materials specialist, researcher, designer, airframe manufacturer and sometimes, like the Wright brothers, engine-manufacturer too. They were also test pilot, flight test engineer and data analyst, all in one person. As time progressed, technology advanced and the complexity of airplanes increased, it was no longer possible for one person to remain ahead of the developments in all fields. Specialist disciplines started to develop and the former "one-man" job eased in many specialist functions. The function of Flight Test Engineer (FTE) was one of those specialist functions. In itself the profession of FTE has changed quite a bit over the years, as a consequence of further specialization...

At first gradually, but from the beginning of the seventies at an ever increasing rate, electronics started to fulfill functions previously unheard of or previously performed by electro-mechanical, pneumatic, or hydraulic devices. Each new generation of aircraft had more on-board electronics for communication, navigation and other functions. Weather radar was introduced. The cockpit instruments that, in the thirties, had become full of electro-mechanical instruments, were replaced by an Electronic Flight Instruments System (EFIS) and an Engine Indicating and Crew Alerting System (EICAS). The vacuum-tube electronics became transistor electronics, the transistor was soon replaced by integrated circuits. The birth of digital electronics and the associated digital computer marked the beginning of a new era in aviation, in which we experienced an increased growth in aircraft system capabilities. The rapid development of electronics and software-intensive systems contributed considerably to the development of aviation. The miniaturization of the electronic modules enabled more functions to be installed in less space, with less weight and consuming less electrical power.

Automatic Flight Control systems took over the classical autopilot functions, but they were also put to work for automatic landings and stability augmentation or even to provide artificial stability in aircraft with inherent instability. The hydro-mechanical method of control surface actuation was, in some modern aircraft, replaced by a new method. These aircraft, such as the civil Airbus 320 passenger transport, feature Fly-By-Wire technology. The command inputs from the pilot are no longer mechanically transferred to the control servos but electrically by a simple pair of electrical wires. In the future these wires will be replaced by fibre-optic data links, i.e., the Fly-By-Light concept. In the late eighties the Global Positioning System (GPS) was introduced, allowing very accurate navigation worldwide. Modern electronics are required to perform many complex functions in a very short or near-real time. To achieve this, present day electronic circuitry has to work with very low energy levels, which makes it sensitive to interference from outside sources generating electrical or electromagnetic fields. Today's modern aircraft have numerous electronic systems for numerous functions, all of which have to be tested in flight. It is no wonder that the job of the FTE has changed considerably over the years.

Flight test engineering can be summarized as the engineering associated with the testing, in flight, of an aircraft or item(s) of aircraft equipment. The aims of that testing can be very different: investigate new concepts, provide empirical data to substantiate design assumptions, or demonstrate that an aircraft and/or its equipment achieve specified levels of performance, etc. Thus flight testing covers a broad spectrum of topics, all demonstrating that there is a degree of novelty in the aircraft, its equipment or its intended usage which requires assessment in flight.

1.1.1 Data Acquisition Methods

At the beginning of flight testing the main source of flight test information was the flight test pilot's subjective judgment. At best the pilot had some basic instruments the readings of which he could jot down on his kneepad if the maneuver permitted that.

NACA, in 1930, was probably the first to use special flight instruments to record measurands of interest during flight tests for the determination of aircraft handling qualities. At a later stage cameras were used to photograph or film the pilot's instrument panel or other panels specially installed in the test aircraft for the purpose of the flight test and provided with special instruments and warning or indicator lights. These were the so-called "Automatic Observers" or Photo Panel Recorders.

After WWII special flight test instruments became available, in which a small mirror could be deflected under the influence of an electrical current, an air pressure, an acceleration or another physical phenomenon. By reflecting a sharp light beam onto photo-sensitive paper, signals could be recorded.

From the early fifties, Frequency Modulation (FM) techniques were used for recording these electrical signals on magnetic tape. Later, in the sixties, Pulse Code Modulation (PCM) became the major recording standard. This digital technique had the advantage of a better accuracy, a bigger dynamic range, so more data could be packed into the same space on the tape. Moreover, it facilitated the direct interfacing with the digital data processing computer. However, FM techniques are still being used at some flight test facilities for high frequency recording. In this period the use of telemetry became more widespread. It had the big advantage of providing real-time results, which could reduce the time needed to complete a flight test program.

In the sixties the combination of digital techniques and the micro-miniaturization of electronic components triggered the development of high-capacity data acquisition, telemetry and data processing systems. These were necessary as the number of parameters to be recorded and analyzed during flight tests increased sharply from a few tens just after WWII to some tens of thousands for the flight testing of present day aircraft. Not only the total number of parameters increased enormously during this period but also the number of parameters with a high sampling rate for high frequency signals, resulting in enormous figures for the total system sampling rate.

Nowadays, data systems which can cope with several millions of measurement values per second are not uncommon.

This increase in capacity of flight test data systems has only been made possible by the great advances in electronic technology during the past few decades.

1.1.2 Data Processing and Analysis Methods

The first tools that were used to reduce flight test data to standard conditions and other calculations were the hand-cranked mechanical calculator and the slide rule. Data reduction was a tedious process, involving a lot of manpower and time. The error rate was high and equations had to be simplified to avoid complex, time consuming calculations. Starting from late fifties the situation improved. The rapidly increasing capabilities of the digital computer were easily absorbed by the now growing demand for computing power, generated by the new PCM data acquisition systems.

The computer also became an invaluable tool for the storage of flight test data, results of calculations, administrative data, aircraft and data system configuration data, and calibration data. Large relational data base management systems were introduced for the storage and retrieval of such data. The main advantage coming from that, was the capability of an orderly known fashion storage, which is also accessible to many users of various disciplines. Computer networks and commercial data transmission facilities enabled users to transmit their flight test data from and to virtually any place in the world and provided access to their data bases from wherever they choose to do their flight tests.

1.2 ULM Ultra Light Machine

Ultra Light Machines (ULM) are lightweight aircraft with one or two seat. Nowadays different types ULM are product, including[28]:

- Weight-shift control trike: while the first generation of ultralights were also controlled by weight shift, most of the current weight shift ultralights use a hang glider-style wing, below which is suspended a three-wheeled carriage, which carries the engine and aviators. These aircraft are controlled by pushing against a horizontal control bar in roughly the same way as a hang glider pilot flies. Trikes generally have impressive climb rates and are ideal for rough field operation, but are slower than other types of fixed-wing ultralights.
- *Powered parachutes*: cart mounted engines with parafoil wings, which are wheeled aircraft. Powered paragliding: backpack engines with para-foil wings, which are foot-launched. Powered hang glider: motorized foot-launched hang glider harness.
- *Autogyro*: rotary wing with cart mounted engine. Gyrocopter is different from a helicopter since the rotating wing is not powered, the engine provides forward thrust and the airflow through the rotary blades causes them to autorotate or "spin up" to create lift.
- *Helicopter*: there are a number of single-seat and two-place helicopters that are included in the microlight categories in many countries such as New Zealand. However, few helicopter's design are included in the more restrictive FAA ultralight category.
- *Hot air balloon*: there are numerous ultralight hot air balloons in the USA, and several more have been built and flown in France and Australia in recent years. Some ultralight hot air balloons are hopper balloons, while others are regular hot air balloons that carry passengers in a basket.
- Advanced ULM: is a ULM that responds to the technical specification reported in the Decreto Presidente della Repubblica, 9/10/2010 n° 133 also called DPR 133/2010. These types of advanced ULM are equipped with radio, A or C mode transponder and Emergency Locator Transmitter (ELT); registered at the AeCI (Aeroclub d'Italia) as advanced ULM.

In most countries, microlights or ultralight aircraft now account for a significant percentage of the global civilian-owned aircraft. The increasing cost of fuel, the current crisis and the research of a low cost way to fly are indexes of expansion of the ULM market.

1.3 EASA

The European Aviation Safety Agency (EASA) promotes the highest common standards of safety and environmental protection in civil aviation in Europe and worldwide. Its first aim is to provide an unique regulatory system for the entire European aviation market. The agency's responsibilities include:

- Expert advice to the EU for drafting new legislation.
- Implementing and monitoring safety rules, including inspections in the Member States.
- Type-certification of aircraft and components, as well as the approval of organizations involved in the design, manufacture and maintenance of aeronautical products.
- Authorization of third-country (non EU) operators.
- Safety analysis and research.

The agency's responsibilities are growing to meet the challenges of the fast developing aviation sector. In a few years, the Agency will also be responsible for safety regulations regarding airports and air traffic management systems ¹.

1.3.1 CS-VLA

This Certification Specification was born in 2003 called Certification Specification "Very Light Aircraft" or CS-VLA. This airworthiness code is applicable to aeroplanes with a single engine (spark or compression-ignition) having not more than two seats, with a Maximum Certificated Take-off Weight of not more than 750 kg and a stalling speed in the landing configuration of not more than 83 km/h CAS, to be approved for day-VFR only. This CS-VLA applies to aeroplanes intended for non-aerobatic operation only. Non-aerobatic operation includes: any manoeuvre incident to normal flying, stalls (except whip stalls) and lazy eights, chandelles, and steep turns, in which the angle of bank is not more than 60°[29].

1.3.2 CS-LSA

Since 2011 the EASA issued a new type certificate called Certification Specification "Light Sport Aircraft" (CS-LSA), that is applicable to Light Sport Aeroplanes to be approved for day-VFR only, that meet all of the following criteria:

- Maximum Take-Off Mass of not more than 600 kg for aeroplanes not intended to be operative on water or 650 kg for aeroplanes intended to be operative on water.
- Maximum stalling speed in the landing configuration of not more than 83 km/h CAS at the aircraft's maximum certificated Take-Off Mass and most critical centre of gravity.
- Maximum seating capacity of no more than two persons, including the pilot.
- Single, non-turbine engine fitted with a propeller and non-pressurized cabin.

 $^{^1\}mathrm{https:}//\mathrm{www.easa.europa.eu/what-we-do.php}$ April 4, 2013

$1 \ Introduction$

The CS-LSA is applicable to aeroplanes that are by definition engine-driven by design and therefore CS-LSA is not applicable to powered sailplanes that are designed for sailplane characteristics when the engine is inoperative[33].

1.4 ULM Regulation in Italy

Currently in Italy there are two types of ultra-light categories:

- Ultralight or "*Ultraleggero*" is an aircraft totally not certified with the following main features:
 - Maximum weight requirements excluding seat belts, parachute and instruments. Singleseat maximum weight of 300 kg, and 330 kg for amphibious, stall speed must not exceed 65 km/h. Two-seat maximum weight of 450 kg, and 500 kg for amphibious.
 - Must remain within the territory of the state. From 30 min before dawn till 30 min after sunset, flight must be below 500 ft (152 m), on Saturday and holidays flight must be below 305 m with 5 km separation from airports not located within Air Traffic Zone (ATZ).
- Advanced ULM or "Ultraleggero Avanzato" must comply with the law DPR 133/2010 and its main features are:
 - Land version Maximum Take-off Weight (MTOW) must not exceed 600 kg that become 630 kg for snow configuration and 650 kg for amphibious operations.
 - Stall speed V_{S0} must not exceed 65 km/h Calibrated Air Speed (CAS) $^2.$
 - VHF radio with A or C mode Transponder and ELT.
 - They aren't subject to altitude limits imposed on the ULM, being able to take full advantage of "all air navigation services in the same mode and the same obligations as other aircraft", although they should conduct their flights outside the controlled airspace by the airport traffic areas, at a safe distance from obstacles and with not less than 5 km of distance from the airport. Therefore registered advanced-ULM can fly in uncontrolled air space with Visual Flight rules (VFR)equivalent to those of general aviation (few times night VFR).

Both ULM and Advanced ULM may be certified according to CS-LSA or CS-VLA; although in Italy, as in other countries of Europe, is not formally required. This helps in keeping the overall cost of these planes very low, allowing a large diffusion of these aircrafts[1].

For this reason, normally no systematic flight test activity is planned by the manufacturing companies as a part of the design, development and production process but it is an activity that is mandatory if the company wants to certify the aircraft in compliance with EASA or DPR 133/2010. Even when flight test is performed, it is generally carried out adapting to the task some kind of general-purpose, PC based data acquisition system. Such systems tend to be bulky, highly intrusive-especially considering the lack of real estate available in a 450 Kg Maximum Take Off Weight (MTOW) aircraft and very little flexible. Keeping in mind the particular requirements of ULM aircraft, and with the aim to realize a Flying Laboratory capable of fulfilling the necessities and requirements of both research and didactic activities the Dipartimento di Scienze e Tecnologie Aerospaziali of the Politecnico di Milano, since 2007 it has launched the Mnemosine project to design, make and exploit a low cost, federated FTI system.

²DPR 133/2010 1.2 see allegato legge 106/85

1.5 History of Mnemosine FTI

1.5.1 Initial requirements

The system requirements are deeply influenced by the academic nature of the project. Apart the unavoidable low budget constraints, in fact, the highly dynamic nature of the project called for a system capable of being upgraded or maintained in one or more components without affecting the operational capability of the remaining parts. In addition, it was clear that it was necessary to provide a huge growth potential, because of the predictable expansion of the system as new inputs from the research activities will arise. To summarize, the initial requirements identify the system as: a low cost, reliable and flexible FTI which must be capable to assure a considerable growth potential (open). Other essential features of the system are: non intrusive, easy to manage and maintain.

It immediately appeared that the most suitable architecture to satisfy the above requirements was the federate one, in which the system is divided in a number of autonomous nodes. Every single node can operate independently from the others and is specialized for specific task: it has processing power, memory, power supply and all the signal conditioning/interface resources required to manage the particular sensor/device it manages. All the data generated by the modules are then shared by means of a common communications line: a digital data bus. Among the advantages of such an architecture, the possibility to distribute the units across the aircraft permits to place every module as close to the sensor it manages as it is possible, avoiding to lay down long, noise sensible analog signal lines, since information is immediately converted to a digital format, processed and transmitted over a robust medium.

The nodes communicate with each other using a special version of CANAerospace protocol[3] that is an extremely lightweight protocol/data format definition which was designed for the highly reliable communication of microcomputer-based systems in airborne applications via CAN[2] with built-in data time-stamping capability. The entire communication protocol is called CAN for Flight-test Equipment (CAFFE).

The choice hardware for the single module fell on a single multipurpose board whose primary functions were carried out by: dsPIC30F4011 16-bit fixed point Digital Signal Processor (DSP) by Microchip Technology Inc, CAN line driver integrated circuit (IC), MCP2551 by Microchip Technology Inc. The used board appears to be divided into two parts: one part common to all modules that implements the basic functionality and another ad hoc that allows to characterize each node to its purpose.

1.5.2 Actual state: Mnemosine MK III

Mnemosine MK III is made up of the following nodes: Terpsicore, Urania, Melete, Polimnia, Eutherpe and Talia.



Figure 1.1: Block diagram of Mnemosine MK III

- Clio, performs data logging on Secure Digital card (SDC) using a specific CAN data logger.
- *Calliope*, receives the signal from the Load Cell Embedded Digitiser and creates the message to be sent on the bus.
- *Eutherpe*, through the use of potentiometers allows the monitoring of the positions of equilibrator, ailerons, flaps and pedals.
- *Melete*, is the power unit.
- Melpomene, communicates with the command and display unit (CDU).
- *Polyhymnia*, via GPS module, it transmits speed, position and satellites in view with a frequency of 4 Hz on the data bus.
- Talia, engine data, through a Hall effect sensor calculates the speed rotation of the propeller.
- *Terpsichore*, communicates serially with AHRS 400CC-200 [4] with a frequency of 58 Hz providing speed and angles of roll, pitch and yaw, as well as accelerations along the three axes XYZ.
- Urania, in effect an air date computer, uses a differential pressure sensor MPXV5004G[5] and a absolute pressure MPX5100[6]. It allows to obtain information on: static pressure, dynamic pressure, temperature and angles of attack and sideslip.

1.6 Operating limits

After using the system for few years, some critical aspects have been found: first of all the decentralized nature in multiple nodes leads to an increase of the space occupied by the system; data was asynchronous and affected by presence of short random data delay. As a matter of fact it has been noted that it needs a new on-board user interface.



Figure 1.2: Mnemosine MK III installed on board

1.7 Upgrade requirements

At first glance it is immediately apparent the need for a deep change in the configuration, the integrated architecture makes it possible to obtain smaller volumes and in this case it's the highest grade of efficiency. In order to face the undesired presence of asynchronism it will be used a deterministic software, while as far as it concerns the last issue it is necessary to design a new user interface.

Collecting all the ideas it's possible to write the new high level requirements and the new Mnemosine MK IV will be made up by: a microcontroller unit (MCU) mounted on the mother board which also provides: all inputs for external sensors, all power supply components and of course all plug connectors for external module. Mnemosine MK IV will be equipped with sensors able to acquire:

- air data: total air pressure, static air pressure, angle of attack (AOA), angle of sidesleep (AOS)
- engine data: propeller revolutions per minute (RPM), fuel flow, exhaust gas temperature (EGT)
- control surface positions: aileron, equilibrator, rudder, flap
- stick forces
- 3D inertial data: accelerations, Eulerian angle rates, Eulerian angles
- GPS data

The lower level requirements of Mnemosine MK IV must ensure:

- the use of a standard development board
- communication with:
 - GPS module with time pulse over UART port
 - attitude heading reference system(AHRS) platform over multi-mode serial peripheral interface (RS232, RS485, RS422)
 - embedded stick force acquisition system over multi-mode serial peripheral interface (RS232, RS485, RS422)
 - SD card
 - CDU also through bluetooth module
 - Ethernet port
 - CAN port
 - -air data computer (ADC) over Inter-Integrated Circuit port (I^2C)
- possibility of software upgrade through universal asynchronous receiver-transmitter port (UART)

2 Hardware Realization

All the choices that led to the final hardware configuration of the system Mnemosine MK IV will be motivated in this chapter. Obviously it was an iterative process with the aim of finding the best fit of the requirements.



Figure 2.1: Mnemosine MK IV

2 Hardware Realization

Figure 2.1 allows to observe all the hardware subsystems that compose MK IV, comparing it with the diagram of MK III it is immediately note the absence of a data bus in favor of an integrated architecture. The only external module is Urania (air data) that communicates with the main board using I^2C protocol. The entire system is enclosed in a metal case that will protect the delicate circuits during the flight test. It should be noted the ability to update the software externally, without changing the boarded configuration; this skill ensures a high degree of software maintainability.



Figure 2.2: Mnemosine MK IV Rendering

The new hardware architecture allows to assemble the most part of the system inside one single metal case.

2.1 Development board

As previously mentioned Mnemosine MK IV is constituted by a single central core: the microcontroller. Currently there are hundreds, if not thousands, of models all different from each other, each one having its own features. By conducting research in the automotive and industrial automation it has been possible to draw up a list of products. Through a simple comparison it emerged that the more suitable microcontroller for our purposes is produced by STMicroelectronics [21] and it's called STM32F407.

2.1.1 STM32F407

STM32F407 is in fact not a single "chip" but identifies a whole family of controllers based on ARM CORTEX-M4 32-bit with reduced instruction set code (RISC)[23] capable of operating up to 168 MHz (clock frequency). The CORTEX M4 is equipped with a single precision floating point unit (FPU) and is therefore able to work with all types of data and instructions. Another peculiarity is the presence of a digital signal processor (DSP) and memory protection unit (MPU) that improves the security of the application code[13]. The memory of the microprocessor is composed by up to 1 Mbyte of flash memory and up to 192+4 Kbytes of static random access memory (SRAM) including 64 Kbyte of core coupled memory (CCM) that certainly guarantees an adequate memory space for the full application of Mnemosine MK IV. The timing source is composed by a factory-trimmed (1% accuracy) 16 MHz crystal oscillator and a 32 kHz oscillator for the real-time clock separately powered, which can rely on 4 KBytes of SRAM. The microcontroller shall be supplied from 1.8 V to 3.6 V.

It's possible to obtain a maximum of three 12 bit, 2.4 MSPS analog to digital converters (ADC) with up to 24 channels and 7.2 MSPS in triple interleaved mode. In opposite direction are also being offered two 12 bit digital to analog converters (DAC). There are 16 stream direct memory access (DMA), that can be used to direct transfer of data from or to memory to minimize the interruptions caused by program-controlled data transfers.

The STM32F407 contains twelve 16 bit and two 32 bit timers up to 168 MHz, each with up to 4 input capture, output compare or pulse width modulation (PWM).

Up to 15 communication interfaces are present, which include: three I²C interfaces, 4 universal synchronous/asynchronous receiver/transmitter (USART) and two UART (10.5 Mbit/s, ISO 7816 interface), three SPI (37.5 Mbits/s) two of which capable of muxed full-duplex inter-IC sound (I²S) to achieve audio class accuracy via internal audio phase-locked loop (PLL) or external clock. Last two communication interfaces are essential for Mnemosine: the two CAN interfaces and Secure Digital Input/Output interface (SDIO) which allows saving all flight data.

2 Hardware Realization



Figure 2.3: STM32E407 Layout

This microprocessor is used by several development board manufacturers with the effort to meet as many as possible requirements with a single board. In this project it was decided to use the Olimex STM32 development board-E407 equipped with STM32F407ZG[9]. This choice is justified by the presence of connectors for devices including also the slot for SD card and Ethernet interface, the presence of hardware abstraction layer (HAL) for ChibiOS/RT. Its main features are:

- Joint Test Action Group (JTAG) connector with ARM 2x10 pin layout for programming/debugging
- Ethernet 100Mbit UEXT connector
- USB host USB On The Go (OTG)
- SD card Input
- DC/DC power supply which allows operation from 6 V to 16 V source Power and User LEDs
- Reset and User buttons
- 4 full 20 pin Ports with the external memory bus
- Dimensions: 101.6 x 86 mm

2.2 Power Supply Section

The power supply circuit must ensure an adequate stabilized voltage during all phases of flight tests. Especially during the critical phase of engine startup. To meet this requirement it's necessary to provide a separate power supply that can be replaced by the voltage coming from the aircraft during the flight. The circuit must also ensure a minimum period of time which provides energy to Mnemosine MK IV even if the power fails. If this happens, the board shall immediately notify to the microcontroller in order to follow the emergency power falling procedure.



Figure 2.4: Power Supply Diagram

2.3 Multi-Mode Serial Peripheral Interface

As expressly indicated by the requirement, the system uses a number of sensors that transmit data by serial interface directly to the doors USART or UART of the microcontroller. By the way in the world of aviation and automation in general, there are several serial communication protocols, including[24]:

- **RS232** (EIA RS-232) is a standard EIA equivalent to the European standard CCITT V21/V24. It defines a low-speed serial interface for the data exchange between digital devices. Stretching a physical cable between two electronic devices equipped with a RS-232 port is possible to realize a communication between them. EIA standard RS-232 was born in the early sixties by the work of the "Electronic Industries Association" and was oriented to the communication between the mainframe and terminals (Data Terminal Equipment) through the telephone line using a modem (Data Communication Equipment). Over the years, changes have been made to obtain different standards such as RS-232c widely used in the industrial field. Viewing from the electrical point, three logical levels are defined: mark between -3 V and -15 V, space between +3 V and +15 V and uncertainty between +3 V and -3 V.
- **RS-422** (EIA RS-422) is a standard EIA or CCITT V11 in European legislation. It is a protocol for serial data communication that involves the use of two wires with multi-point differential line (balanced differential). By using two pairs of wires, and of course with two similar circuits, it is possible to obtain the full duplex connection. Unlike EIA RS-485, from which it differs only for the ability to be on line in the high impedance if not selected, the EIA-422 does not allow multiple transmitters but only multiple receivers. Unlike the standard EIA RS-232 is designed to directly connect two devices (either DTE or DCE) with high noise immunity even at considerable distances (typically up to 1550 m) and at considerable speed. Since the change of state of the data is determined by the difference of the voltages on the two wires in a balanced mode (0 to +5 V and -5 V on the two conductors respectively) and since the wire is a twisted pair this standard is resistant to the electrical noise and jamming disturbance (high noise immunity). The maximum length of cable is 1550 m for speeds up to 1 Mbit/s.
- **RS485** (EIA RS-485) equivalent to the European standard CCITT V11 is a specific OSI Model Physical Layer of a two-wire half-duplex and multi-point serial interface. The standard specifies a management system of the signal in differential form: the difference between the voltage present on the two wires constitutes the data in transit. A polarity indicates a logic level 1 and the null state the logic level 0. The potential difference should be at least 0.2 V for a valid operation, but any voltage between 12 V and -7 V allows the correct operation of the receiver. The RS-485 only specifies the electrical characteristics of the transmitter and the receiver. It does not indicate or recommend any protocol for data transmission; EIA RS-485 allows the configuration of a low cost local area networks or multi-point data communications. It permits a very high speed transmission (35 Mbit/s up to 10 m and 100 kbps to 1.200 m). Since it uses a signaling system with a non-negligible voltage, with a balanced line through the use of a pair of twisted cable (as is the case in the EIA RS-422), you can reach far distances (up to 1.200 m). Compared to the EIA RS-422, which has a
single driver circuit, which must not be turned off, the transmitter for the EIA-485 is placed in transmission mode explicitly, by applying a signal. EIA RS-485, such as EIA RS-422 can be made using four-wire/full-duplex (two pairs), but since EIA-485 is a specific type of multi-point, this is not strictly necessary. As it is differential, it resists to interferences of electromagnetic nature.

From conceptual point of view, in order to choose which standard to use to communicate between the device and the microcontroller it becomes necessary the realization of a line driver that brings the signal by the above listed protocols to TTL logic level useful for the MCU.



Figure 2.5: Conceptual diagram of multi-mode serial peripheral interface

Referring to Figure 2.1, it's possible to fill the following table:

mode	α	β	γ	δ	ε
off	off	off	off	off	off
232	on	off	off	off	off
422	off	on	off	off	on
485 TX	off	on	off	off	off
485 RX	off	off	on	off	off

Table 2.1: Pin configuration of multi-mode serial peripheral interface

2 Hardware Realization

It turns out that the Transmission Enable (δ) of the second driver 485 will be permanently disabled. To conclude other 4 general purpose input/output (GPIO) are needed for the following functions:

GPIO	Function
ζ	+12 enable
η	digital out
θ	+5 enable
ι	event in

Table 2.2: Pin configuration of multi-mode serial peripheral interface

2.4 Analog Signal Conditioning Module

For the position detection of the control surfaces, as for the old version of the Mnemosine FTI, potentiometric sensors will be used. This easy integration type of sensor guarantees the performance of a common linear rigid rod potentiometer but at the same time allows an adequate safety from the moment in which a malfunction of the same, thanks to the wire behaving like a "programmed fracture", allows however the government of the surface. The potentiometer FMDK46-1000 produced by Atheris [25] is the smallest design in this sensor class with measuring range of 1000 mm (resolution 0.3 mm) and it is able to work within temperature range of -20 °C to +80 °C.

2.4.1 Noise Filter



Figure 2.6: Noise Filter schematic

Before the signals are acquired by the DAC (Digital to Analog Converter) site internally in the microcontroller, it's necessary to filter those that are obviously the more noisy signals within the system Mnemosine. The Sallen-Key filter is used with cutoff frequency less than or equal to half of the frequency sampling.

For this type of active filter is provided an algebraic formula to calculate the cut-off frequency:

$$F_c = \frac{1}{2\pi\sqrt{C_1 C_2 R_1 R_2}}$$

By suitably choosing the values of capacitance and resistance it is obtained:

$$C_1 = C_2 = 100 \text{ nF}$$

 $R_1 = R_2 = 180 \text{ K}\Omega$
 $F_c \simeq 9 \text{ Hz}$

2.4.2 Schematics of Analog Signal Conditioning Module

To ensure electrical isolation between potentiometer and microcontroller it has been studied the use of analog photocoupler.

This device costs of a high-brightness light emitting diode and two photodiodes tightly coupled; from the logical point of view, the input signal, a voltage, allows the passage of current through the photoemitter, that thanks to a simple feedback circuit, emits a signal bright directly proportional to the signal itself. At this point the second photodiode transposes the same light signal and reconverted it into a current signal that can be reconstructed from the last operational that actually remains isolated from the first.

This component is produced by Avago with code HCNR20x whose performances are[27]: nonlinearity under 0.01% as ratio between the current input and output with -5% of transfer gain, wide bandwidth from DC up to 1 MHz and worldwide safety approval (UL 1577) recognized, minimum isolation guaranteed of 5 kV rms for 1 min.

2.4.3 PCB

Using Design Spark PCB [8] it is possible to draw both the schematics and PCB also in 3d view.



Figure 2.7: Schematics of Analog Signal Conditioning Module



Figure 2.8: PCB of Analog Signal Conditioning Module



Figure 2.9: 3D PCB of Analog Signal Conditioning Module

2.5 Secure Digital Card

This is the real physical memory of Mnemosine MK IV, that takes its name from its characteristic to allow the protection of data stored in it. This feature is also called *key revocation* and allows reading only by specific readers. Specially developed to store information very quickly, it is currently the digital memory of smallest size. The main characteristics of a typical μSD on the market are:

- \bullet Dimension: 15 mm x 11 mm x 1 mm
- Default mode: 0-25 MHz, up to 12.5 MB/s interface speed
- $\bullet\,$ High-speed mode: 0-50 MHz, up to 25 MB/s interface speed
- Temperature range -25 °C a +85 °C
- Free fall 1.5 m
- MTBF > 1'000'000 h
- Voltage supply 2.7 V a 3.6 V
- Standby current 0.3 mA
- Read/Write current 15 mA

Pad Number	Name	Type	Description	Name	Type	Description		
		mode	SPI mode					
1	DAT2	I/O/PP	data line bit2	-	-	-		
2	CD/DAT3	I/O/PP	data line bit3	CS	Ι	chip select		
3	CMD	PP	$\operatorname{command}/\operatorname{response}$	DI	Ι	data input		
4	V_{DD}	S	supply voltage	1pply voltage V _{DD}		supply voltage		
5	CLK	I	clock	SCLK I		clock		
6	V_{SS}	S	supply voltage ground	V_{SS}	S	supply voltage ground		
7	DAT0	I/O/PP	data line bit0	DO	0	data output		
8	DAT1	I/O/PP	data line bit1			-		

Table 2.3: pad assignment

2.5.1 SPI vs SDIO

This memory supports two types of communication bus called SPI and SDIO. The first, which stands for Serial Peripheral Interface, is a full-duplex synchronous serial. It is defined to use only 4 wires and is now widely used in communication between microprocessors and sensors of all types. The data transmission on the SPI bus is based on the operation of the shift registers. Each device, master and slave, is equipped with an internal shift register, whose bits are output and, simultaneously, enter via the output SDO/MOSI and the input SDI/MISO. The shift register (8 bits) is a complete interface through which commands are given and transmitted as a serial stream even if they are taken internally in parallel. At each clock pulse, the devices that are communicating on the bus lines send a bit from their internal register, replacing it with a bit received.

The second, Secure Digital Input/Output is an advanced standard for this type of memories which uses several communication lines in order to improve the speed of reading or writing procedures. In an attempt to evaluate whether increased complications in the communication protocol were acceptable, different comparison tests were made using the same hardware and high level software.



Figure 2.10: SPI vs SDIO

As expected communication through SDIO interface is much more efficient than the SPI¹.

¹Graph obtained using Scilab http://www.scilab.org April 4, 2013

2.6 Air Data Computer

It is the only external module of system Mnemosine MK IV, indeed to avoid a long linkage pipe for the weak pressures detected by taps. It was decided to maintain it as unique external module in order to facilitate as much as possible the phase of integration on the aircraft. It uses the same Urania sensors (Mnemosine MK III) and communicates via I²C with the main board.

- As differential pressure transducer to measure the dynamic pressure it is used the HCLA0050EU[5] made by Sensor Technics. Its main features are:
 - Range 0 to 50 hPa
 - $-~{\rm Max}$ pressure 1200 hPa
 - Temperature range -25 °C to +80 °C
 - Sensitivity 80 mV/hPa
- As total pressure transducer to measure the total pressure it is used the HCA0611ARH8 [6] also made by Sensor Technics. Its main features are:
 - Range 600 to 1100 hPa
 - Max pressure 3000 hPa
 - Temperature range 0°C to +85°C
 - Sensitivity 8 mV / hPa
 - Accuracy 1.0 % ES
 - Response time 2 ms

Regarding the sensors for angle of attack and sideslip, given the difficulty of installation of a nose boom in ULM aircraft, sometimes they were omitted. However the use of classical flag sensors is always possible.



Figure 2.11: HCLA Pressure Sensors Family

2.7 Engine Data

By exploiting a hall effect sensor installed near the propeller, it is possible to detect the number of turns of the same. In order to detect the fuel consumption a fuel flow sensor may be installed inner the engine cowl and a thermocouple allows detection of EGT. This thermocouple must be of type "J" given the high temperature of the engine and must necessarily be mounted at the critical point i.e. the less cooled part.



Figure 2.12: Typical Hall effect sensor and type J thermocouple

2.8 Stick Force Data

Using a small 3D load cell, originally built for automotive application and its acquisition board that is connected with Mnemosine MK IV via UART port, it is possible to record stick force during the flight test.



Figure 2.13: Futek MU300

2 Hardware Realization

This subsystem is composed of a load cell produced by Futek² and load cell embedded digitiser, also called DSC, produced by Mantracourt³. The load cell gathers the stick forces in both directions, while the DSC allows complete processing of the signals coming from the strain gauges; it also transmits data, already engineered, via serial protocol to Mnemosine MK IV.



Figure 2.14: Mantracourt DSC Load Cell Embedded Digitiser

²http://www.futek.com/ April 4, 2013

 $^{^{3}}$ http://www.mantracourt.com/ April 4, 2013

2.9 Inertial Data

To capture the inertial flight data, it is necessary to use an AHRS. It was choosed the MTi Xsens[31]. The MTi is a miniature, gyro-enhanced Attitude and Heading Reference System. Its internal low-power signal processor provides drift-free 3D orientation as well as calibrated 3D acceleration, 3D rate of turn and 3D earth-magnetic field data. The MTi is an excellent measurement unit (IMU) for stabilization and control of cameras, robots, vehicles and other (un)manned equipment. The main features of MTI are:

- Real-time computed attitude, heading and inertial dynamic data 360° orientation referenced by gravity and Earth Magnetic.
- Field Integrated 3D gyroscopes, accelerometers and magnetometers.
- On board DSP, running sensor fusion algorithm.
- Gyroscopes enable high-frequency orientation tracking High update rate (120 Hz), inertial data processing at max 512 Hz.
- Individually calibrated for temperature, 3D misalignment and sensor cross-sensitivity.
- Accepts and generates synchronization pulses.

This last point is prime for Mnemosine MK IV that is a synchronous real time system and allows the essential command response from the board and the MTi. The MTi returns and technical specifications are:

- \cdot 3D Orientation (360°)
- \cdot 3D rate of turn
- · Dynamic accuracy 2° RMS
- · Operating voltage 4.5 30 V
- · 3D acceleration
- 3D magnetic field
- · Static accuracy (roll / pitch) <0.5° · Digital interface RS-232, RS-485, RS-422
 - \cdot Static accuracy (heading) <1°
 - Angular resolution 0.05°



Figure 2.15: Xsens MTi

2.10 GPS Data

The GPS module for Mnemosine MK IV is not just a simple position sensor but it is the main source of the entire time system, this means that it is probably one of the major critical points of the whole project.

As previously mentioned, Mnemosine MK IV allows to acquire measurements synchronously; to obtain this, the system receives in input a pulse every second that gives start to a default sequence of operations. Thus the source of time is the external time-pulse of GPS. Following a brief marketing research the LEA-5T made by U-Blox [32] has been chosen as Mnemosine GPS module.

The LEA-5T features a Time Mode function whereby the GPS receiver assumes a stationary 3D position, either manually programmed or determined by an initial self-survey. Stationary operation enables GPS timing with only one visible satellite and eliminates timing errors which otherwise would result in positioning errors. The accuracy of the time pulse is as good as 30 ns, synchronized to GPS or UTC time. An accuracy of 15 ns is achievable by using the quantization error information to compensate the granularity of the time pulse. A built-in time mark and counter unit provides precise time measurement of an external signal ("EXTINT0" input). Main features:

- 50-channel U-Blox 5 engine with over 1 million effective correlators.
- Hybrid GPS, GALILEO and Satellite-Based Augmentation System (SBAS) engines like WAAS, EGNOS, MSAS, GAGAN.
- $\bullet~<$ 1 second Time-To-First-Fix for hot and aided starts.
- Stationary mode for GPS timing operation.
- Super sense indoor GPS with best-in-class acquisition and tracking sensitivity.
- Output time pulse with at least one satellite in view.



Figure 2.16: U-Blox LEA-XT

2.11 CDU (Command and Display Unit)

Inside the aircraft the operator has two CDUs. The first controls the power supply circuits of Mnemosine MK IV and contains the recording switch.



Figure 2.17: CDU Rendering

In order to facilitate the integration of CDU it was decided to design it, into a classical 3.5" aircraft instrument case; this CDU is splitted into three main parts: the rotary power switch, the recording switch and the light indicators. Its minimalist design ensures the minor probability to cause confusion although the operator retains full situation awareness.

The four lights identify:

- Orange, external power supply in use
- Green 1, aircraft power supply in use
- Green 2, GPS fix
- Red, Recording!

The second, currently under development, is a multifunction touchscreen that makes possible to upload the test card or other documents. It communicates with Mnemosine MK IV through a bluetooth module.

3 Software Realization

Once defined the physical structure of the system, it is now possible focus on the software. In this chapter all the choices that have been carried out for the operating system and application software will be introduced and motivated.

3.1 Real Time Operating System

From first instant it was clear that in order to meet the requirements, the presence of a realtime operating system had to be considered imperative. Mnemosine MK IV, like other real-time systems are characterized by the severe consequences that result if logical as well as timing correctness properties of the system are not met. Two types of real-time systems exist: *soft* and *hard*. In a soft real-time system, task are performed by the system as fast as possible, but the task don't have to finish by specific times. In hard real-time systems, task have to be performed not only correctly but on time. Mnemosine MK IV like most real-time systems have a combination of soft and hard requirements. This systems are called *foreground/background systems* or *super-loops*.

An application consists of an infinite loop that calls modules (i.e., function) to perform the desired operation (background or *task level*). Interrupt service routine (ISR) handles asynchronous events (foreground) that is also called *interrupt level*.

Critical operations must be performed by ISRs to ensure that they are dealt with in timely fashion. Because of this, ISRs have the tendency to take longer than they should. Also, information for background module that an ISR makes available is not processed until the background routine gets its turn to execute, which is called the *task-level* response.

During the operation of the software, the Real Time Operating System (RTOS) inside Mnemosine MK IV must guarantee the determinism of events, for this reason all task and functions have a specific timeout.

Shared Resource: can be used by more than one task. Each task should gain exclusive access to shared resource to prevent data corruption. This process is called *mutual exclusion* and of course this feature must be present in the chosen RTOS.

Multitasking: is the process of scheduling and switching the central processing unit (CPU) between several tasks; Multitasking allow to have more backgrounds, this helps to design a specific application for each peripheral of the system, these application program are easier to design and to maintain in comparison to a single background software.

Currently there are many types of operating systems, each of them with their own particularities and peculiarities. Below it will be exposed the motivations that led to the choice of the RTOS.

3 Software Realization

Task: also called thread, is a simple program that thinks it has the CPU all to itself. The design process for our real-time application involves splitting the work to be done into tasks responsible for a portion of the problem. To each task is assigned a priority, its own set of CPU registers, and its own stack area.

Kernel: is the part of multitasking system responsible for management of task i.e., for managing the CPU's time and communication between tasks. A kernel adds overhead to the system because the services provided by the kernel requires execution time. The amount of overhead depends on how often these services are invoked and naturally how the kernel is made. One of the major performance index for kernel is the **Context Switch**. When a multitasking kernel decides to run a different task, it saves the current task's *context* (CPU registers) in the current task's context storage area. After this operation is performed, the new task's context is restored from its storage area and then resumes execution of the new task's code.

Preemptive kernel means that the highest priority task ready to run is always given control of CPU. It is used when system responsiveness is important, therefore this feature is explicitly required. When a task makes a higher priority task ready to run, the current task is preempted (suspended), and higher priority task is immediately given control of the CPU. If an ISR makes a higher priority task ready, when the ISR completes, the interrupted task is suspended, and the new higher priority task is resumed[35].

3.1.1 Choosing the RTOS

Using a survey in the RTOS world and excluding all operating systems with proprietary license, substantially two products are emerged : FreeRTOS [10] and ChibiOS/RT [11]. Remembering that both FreeRTOS and ChibiOS/RT are distributed under GPL3 license [12], this means that it can be used the code or part of code for a commercial product. The reasons that led to the choice of ChibiOS compared to FreeRTOS can be summarized as: ChibiOS/RT is designed for deeply embedded real time applications where execution efficiency and compact code are important requirements. This RTOS is characterized by its high portability, compact size and, mainly, by its architecture optimized for extremely efficient context switching. ChibiOS/RT has an efficient and portable preemptive kernel, best in class context switch performance i.e., with ARMCM3/STM32F4xx-168-GCC4.6.2 the context switch time is $0.40 \mu S$ with a kernel size of 6172 byte (all the non-debug subsystems enabled). The architecture is static, everything is statically allocated at compile time nevertheless dynamic extensions and objects are supported by an optional layer built on top of the static core. There is an entire set of primitives: threads, virtual timers, semaphores, mutexes, condition variables, messages, mailboxes, event flags, queues. It support priority inheritance algorithm on mutexes. HAL component supporting a many if not all abstract device drivers also supporting external components like uIP, lwIP and FatFs essential for the proper functioning of the SD card.

The ChibiOS's father is Giovanni Di Sirio, in the eighties he developed an ancestor that was an Operating System for Motorola 68000 [17]. In 1989 it supported GCC, ran EMACS, was preemptive and real-time but in 1991 Linus Torvalds began the development of Linux and the project changed course. The original full-featured OS turned in a minimalistic, efficient, RTOS: ChibiOS/RT's father... In 2007, 15 years later, it turned to ChibiOS/RT: an open source RTOS project targeted to embedded systems. Currently the project is led and mainly developed by Giovanni Di Sirio and in the last years ChibiOS/RT started growing in features, ports and users... Now it is a real software community.

As underlined ChibiOS/RT is meant to be a whole operating system not just a scheduler. The kernel has no internal tables, there is nothing that must be configured at compile time or that can overflow at run time, no upper bounds, the internal structures are all dynamic even if all the objects are statically allocated. System application program interface (API) has no error conditions, all the previous points are finalized to this objective. The APIs are not slowed down by parameter checks; they do exist but only are activated when the related debug switches. All the static core APIs always succeed if correct parameters are passed. Exception to this rule are the optional dynamic APIs that, of course, can report memory exhausted.

• Note, first "fast" then "compact", the focus is on speed and execution efficiency and then on code size. This does not mean that the OS is large, the kernel size with all the subsystems activated weighs around 5.5KiB (STM32, Cortex-M3).

Test results on all the supported platforms and performance metrics are included in each ChibiOS/RT release. The test code is released as well, all the included demos are capable of executing the test suite and the OS benchmarks[30].

3.2 Development Environment

The development environment chosen for the realization of the software is ChibiStudio. It is an Integrated Development Environment (IDE) composed by freely distributed softwares grouped in a handy suite.

It is essentially composed by Eclipse Juno 4.2 classic, configured for execution of embedded applications.

Today is officially distributed and free of charge¹ for Windows platform and unofficially for $Linux^2$.

迷 🏐 C/C++ - STM32F407_Mnemo 👐 [LyX: ~/Documenti/T	ESI/Te	2S	💼 (T	si EN lyx - Gestore d	di file]		сри	mem_swap_0 gio	rni 🗐	हे 🕴 🌞	ven, 08 mar	11:21 🧲) federi	ico
•			C/C+	+ - STM32F407_Mner	mosine_Test_v4/main.c - Ec	clipse SI	DK						- +	>
File Edit Source Refactor Navigate Search Proje	ct R	un	n Win	dow Help										
📑 र 🗄 🔄 👋 र 🔦 र 🗟 👩 र 🚳 र 📬	• G	v	*	- 🜔 - 💁 - 📎	s 🥲 🔗 🔻 🖇 🗉 🛙			*> 🗢 🕶 🔿 🔻	E	1				
								G	ک Qui	ick Access		C/C++	🕸 Debu	g
ြည် Project Explorer အ 📄 😫 🍷 🖻 🗖		glo	obal.c	🔓 global.h	⊷ main.c ස								• 11	
		#	#incl	ude "ch.h"										_
STM32F407_Mnemosine_Test_v3		#	#incl	ude "hal.h"									i i	<u>)</u>
STM32F407_Mnemosine_Test_v4		#	#incl	ude "global.h"										۲
Includes		#	#incl	ude "time_task ude "sd task b	.n									
boards		#	#incl	ude "data_stru	ct.h"									
build		#	#incl	ude "ff.h"										
▶ m fatfs			11 1	hal yar										
► Gm OS		í	int16	t count:										
▶ ⓑ chconf.h														
Compared to the second seco		/	// GL(BAL OBJECT										
▶ B csp task b	చ	F	FRESU	T rc:										
data struct s	ě.	Ē	FIL F	1;										
D data_struct.c		ų	UINT I	w;										
ata_struct.n	¢.	E	FATES	MMC_FS;				/* FS of	ject	t. */	**			
c engine_task.c		b	bool 1	fs ready = FA	LSE:		1	* ES mounted ar	n ive	eadv.*/	ice. "/			
indext in the interval inte		1	/* Ma:	imum speed SPI	configuration (18M	Hz, CF	PHA=0, CF	POL=0, MSb firs	t).*	*/				
ffconf.h		S	SPICo	fig hs_spicfg	= {NULL, GPIOB, GPI	OB_PIN	N12, 0};							
global.c		6	/* LO	speed SPI con	figuration (281.250)	kHz. (CPHA=0. (CPOL=0. MSb fin	st).	.*/				
B global.h														
halconf.h		Co	onsole	🚯 Problems 🧔	🛾 Tasks 🛛 🗔 Propert	ties						~ -		
🕨 🛃 main.c	54	iten	ms											
Image:	~		1	Description		Re	esource	Path	Lo	ocation	Туре			
▶ 🖻 sd_task.c				FIXME only gets her	e if there are other MASTE	ERs i i2	c_lld.c	/STM32F407_Mn	en lin	ne 143	C/C++ Task	t .		
▶ 🖻 sd_task.h				TODO		gl	lobal.c	/STM32F407_Mn	en lir	ne 35	C/C++ Task	c .	U	
time task.c				торо		g	lobal.c	/STM32F407 Mn	en lir	ne 67	C/C++ Task	c .		
▶				TODO		gl	lobal.c	/STM32F407 Mn	en lir	ne 100	C/C++ Task			
Makefile				1000		-		(CT11000 107 11-						
	LE													

Figure 3.1: ChibiStudio screen shot

See Appendix C for the complete ChibiStudio software components.

¹http://sourceforge.net/projects/chibios/files/ChibiStudio/ 4 April, 2013

²ftp://ftp.elet.polimi.it/users/Martino.Migliavacca/ 4 April, 2013 - Special thanks to Ing. Martino Migliavacca Dipartimento di Elettronica E Informazione del Politecnico di Milano

3.3 Thread definitions (High Level Software Requirements)

The software is mainly divided into threads, each thread manages its own work. The purpose of the threads is to support the following capabilities:

- Data acquisition of the following parameters:
 - Air data: static pressure P_STAT, dynamic pressure P_DIN, OAT, AOA, AOS.
 - GPS data: 3D ECEF position, 3D ECEF velocity.
 - Stick force.
 - Control Surface positions: elevator ELE_POS, rudder RUD_POS, aileron AIL_POS, flaps FLP_POS.
 - Engine data: RPM, EGT, Fuel Flow. Data saving on secure digital SD.
- ETH port communication.
- CAN port communication.
- I²C port communication.
- Software maintenance via UART port.
- Ensure data synchronization

The following notation has been used in order to guarantee a project-unique identifier for each operational software (OPSW) requirement:

THD_xxx_yyy_zzz

The characters xxx denote the type the requirement belongs to, among the following:

 ${\sf HAL}$ hardware abstraction layer

COM peripheral communication

CAL calculate/compute/do something

 $\boldsymbol{\mathsf{SAV}}\xspace$ save

 $\boldsymbol{\mathsf{UPT}}$ update

 $\ensuremath{\mathsf{EXP}}$ export data

The characters yyy denote the type the requirement belongs to, among the following:

 $\ensuremath{\mathsf{DEF}}$ definition

 $\ensuremath{\mathsf{STP}}$ setup structure

$\ensuremath{\mathsf{FUN}}$ function

and zzz denote a serial number useful for identification.

As mentioned ChibiOS / RT is written entirely in ANSI C, for this reason all the code that will be proposed is intended written in this language; hereinafter will displays all the expected threads with their general characteristics.

3.3.1 Main

The "main" has the task to initialize the operating system according to the operating parameters of the board OLIMEX STM32E407 [9], allow the creation of all threads and their respective mail boxes. Substantially the work of the script main ends with the initialization phase, where the thread scheduler thanks to the operating system takes control of the entire software, common aspect of all embedded real time operating systems.

3.3.2 Time scheduler

The time scheduler is not just a simple thread but a set functions independently managed through the use of hardware and software interrupts. It receives a pulse every second from GPS time pulse, starting from here and knowing the sampling frequencies of all desired measures, a timer starts and sends a startup message that allows the execution of the task. To give a fair priority execution to each thread it is set at the creation time in the "main". The priority policy is based on the need of time of each task. Assigning task priorities is not a trivial undertaking because of the complex nature of real-time system. An interesting technique called rate monotonic scheduling (RMS) has been established to assign task priorities based on how often tasks execute. Simply put, tasks with the highest rate of execution are given the highest priority.

Given a set of n task that are assigned RMS priorities, the basic RMS theorem states that all task hard real-time deadlines are always met if the inequality in the following equation is verified.

$$\sum_{i} \frac{E_i}{T_i} \le n \left(2^{1/n} - 1 \right)$$

Where E_i corresponds to the maximum execution time of task *i* and T_i corresponds to the execution period of task *i*. In other words, $\frac{E_i}{T_i}$ corresponds to the fraction of CPU time required to execute task *i*[35]. It is likely that Mnemosine MK IV can not be run entirely by this philosophy, but RMS is a good starting point.

3.3.3 SD thread

The SD thread should configure hardware abstraction layer and ChibiOS's SDC module. The SDC driver implements a state machine internally, not all the driver functionalities can be used in any moment, any transition not explicitly shown in the following diagram has to be considered an error...



Figure 3.2: SDC diagram

In agreement with the above diagram, the thread must initialize the driver from left to right. After the initialization phase, the thread enters a phase of waiting until it is released by the time scheduler. The software should guarantee the following functions:

- create a new mission folder in the SD card
- create e close a new file each second where writes all acquired measurements in that time period
- start/stop recording
- communicates its state and errors
- keeping track of all written bytes
- keeping track of all free bytes in the SD card
- mount/unmount card
- secure power falling procedure without loss of information

In order to use SD card a file system is needed, ChibiOS uses $FatFS^3$. FatFs is a generic FAT file system module for small embedded systems. The FatFs is written in compliance with ANSI C and completely separated from the disk I/O layer. Therefore it is independent of hardware architecture, its features are:

³http://elm-chan.org/fsw/ff/00index_e.html April 4, 2013

3 Software Realization

- Windows compatible FAT file system.
- Platform independent and easy to port.
- Very small footprint for code and work area.
- Various configuration options: Multiple volumes (physical drives and partitions).
- Long file name support in ANSI/OEM or Unicode.
- RTOS support.
- Multiple sector size support.
- Read-only, minimized API, I/O buffer.

3.3.4 Ethernet thread

This thread uses light-weight Internet Protocol (lwIP) that is a small independent implementation of the transmission control protocol for Internet Protocol (TCP/IP) suite that has been initially developed by Adam Dunkels⁴.

The focus of the lwIP TCP/IP implementation is to reduce resource usage while still having a full scale TCP. This makes lwIP suitable for use in embedded systems with tens of kilobytes of free RAM and around 40 kilobytes of code read-only memory (ROM).

Main features include: Internet Control Message Protocol (ICMP), Point-to-Point Protocol Over Ethernet (PPPoE). Other extended features: IP forwarding over multiple network interfaces, TCP congestion control, round-trip time (RTT) estimation and fast recovery/fast retransmit; are also includes addon applications like Hypertext Transfer Protocol (HTTP) server, Network Basic Input/Output System (NetBIOS) nameserver.

The Ethernet port will ensure proper delivery of data stream to ground stations. The data transmission is unidirectional from airplane to ground.

3.3.5 CAN thread

The CAN thread should configure hardware abstraction layer and ChibiOS's CAN module. The CAN driver implements a state machine internally, not all the driver functionalities can be used in any moment, any transition not explicitly shown in the following diagram has to be considered an error.

⁴http://savannah.nongnu.org/projects/lwip/ April 4, 2013



Figure 3.3: CAN diagram

3.3.6 GPS thread

The GPS thread should configure hardware abstraction layer and ChibiOS's SD (Serial Driver) module. The thread is generally divided into 2 parts, the initialization should perform a communication test that checks the GPS operation; while the infinite loop is freed from time scheduler every 200 ms (5 Hz), it requires GPS data and check its integrity.



Figure 3.4: SD driver

3.3.7 Stick force thread

The stick force thread should configure hardware abstraction layer and ChibiOS's UART module. After the initialization phase, the thread must perform a communication test, in case of errors will have to report it in an appropriate way.

Every 100 ms (10 Hz), the time scheduler will ensure the enforceability of the loop using the traditional command-response method with the stick force conversion board sited near the cloche.

3.3.8 AHRS thread

It is the thread that runs at higher frequency (50 Hz or 20 ms). The AHRS thread should configure hardware abstraction layer and ChibiOS's UART module. After the initialization phase, the thread must perform a communication test, in case of errors must report it in an appropriate way. Once entered the stage of loop, it should require the latest data to the AHRS, receive and store it.



Figure 3.5: UART driver



Figure 3.6: UART driver transmission diagram



Figure 3.7: UART driver receiver diagram

3.3.9 CDU thread

The CDU thread should configure hardware abstraction layer and ChibiOS's UART module in order to use the multifunction touchscreen and other GPIO peripheral for the CDU. Since the rotary supply selector switch is fully connected to Mnemosine with hardware cables, no software code is needed. Only the recording switch is monitored by the thread. The multifunction touchscreen is linked with bluetooth module that is actually a normal UART module and doesn't need a specific abstraction layer.

3.3.10 Control surface position thread

The CDU thread should configure hardware abstraction layer and ChibiOS's ADC module. The driver implements a state machine internally, not all the driver functionalities can be used in any moment, any transition not explicitly shown in the following diagram has to be considered an error.



Figure 3.8: ADC driver

The ADC Conversion Group is the object that specifies a physical conversion operation. This structure contains some standard fields and several implementation-dependent fields. The standard fields define the conversion group mode, the number of channels belonging to the conversion group and the optional callbacks. The implementation dependent fields specify the physical ADC operation mode, the analog channels belonging to the group and any other implementation specific setting. Usually the extra fields just mirror the physical ADC registers.

The driver supports three conversion modes:

- One Shot, the driver performs a single group conversion then stops.
- Linear Buffer, the driver performs a series of group conversions then stops. This mode is like a one shot conversion repeated N times, the buffer pointer increases after each

conversion. The buffer is organized as an $S(CG)^*N$ samples matrix, when S(CG) is the conversion group size (number of channels) and N is the buffer depth (number of repeated conversions).

• Circular Buffer, much like the linear mode but the operation does not stop when the buffer is filled, it is automatically restarted with the buffer pointer wrapping back to the buffer base.

The driver is able to invoke callbacks during the conversion process. A callback is invoked when the operation has been completed or, in circular mode, when the buffer has been filled and the operation is restarted. In linear and circular modes a callback is also invoked when the buffer is half filled. The "half filled" and "filled" callbacks in circular mode allow to implement "streaming processing" of the sampled data, while the driver is busy filling one half of the buffer the application can process the other half, this allows for continuous interleaved operations.

Said this, more than one choice is possible, it is currently foreseen the use of a circular buffer to obtain a filtered measure for each channel.

3.3.11 Air thread

The AIR thread should configure hardware abstraction layer and ChibiOS's I^2C (Inter-Integrated Circuit) module. The driver implements a state machine internally, not all the driver functionalities can be used in any moment, any transition not explicitly shown in the following diagram has to be considered an error.



Figure 3.9: I²C driver

As for the other thread, after an initialization phase, the algorithm must test communication with the air data computer Urania, if positive, with an interval of 100 ms (10 Hz), the time scheduler require its execution.

3.4 Software Requirements Specification (SRS)

A Software Requirements Specification (SRS) is a complete description of the behavior of a system to be developed. In order to align a well-established practice in the aviation world, it is decided to draw up a formal SRS document that permits to verify the satisfaction of the requirements set forth above and allows to write a faster and more efficient source code. The document is entirely given in Appendix A.



Figure 3.10: Overall Software Configuration Flowchart

The diagram in Figure 3.10 shows the complete software architecture, which summarizes all the individual threads previously seen.

4 Hardware & Software Suitability Validation Code

The purpose of the following suitability validation code (SVC) is to show that the characteristics expressed by the requirements are fully met by the union of the chosen hardware and software. It should be noted that the following "demos" require the use of:

- ChibiStudio v2.5 or later 1
- $\bullet\,$ OLIMEX STM32E407 development board 2
- OLIMEX ARM-USB-TINY-H $^{\rm 3}$

All source code are presented in Appendix B, while Appendix C shows how to load and update the software using the two supported systems (UART and JTAG).

¹http://sourceforge.net/projects/chibios/files/ChibiStudio/ April 4, 2013

²https://www.olimex.com/Products/ARM/ST/STM32-E407/ April 4, 2013

³https://www.olimex.com/Products/ARM/JTAG/ARM-USB-TINY-H/ April 4, 2013

4.1 Serial Driver SVC

The purpose of this SVC is to verify the functionality of the ChibiOS/RT Serial Driver with the board STM32E407. While the code is running, the green led blinks every second and connecting a USB-TTL converter from PC to PD11 (TX-data) and PD12 (RX-data) with a serial virtual terminal, the "hello world!!!" message is shown.



Figure 4.1: Serial Driver SVC Flowchart

After having extensively tested the software, the serial port communication requirement is deemed satisfied.

4.2 USART/UART SVC

The purpose of this SVC is to verify the functionality of the ChibiOS/RT UART Driver with the board STM32E407. While the demo is running, after connecting a USB-TTL converter from PC to PD11 (TX-data) and PD12 (RX-data) the green led blinks every time a character is received or the "hello world!!!" message is shown. The driver restarts every five seconds.



Figure 4.2: USART/UART Driver SVC Flowchart

After having extensively tested the software, the UART port communication requirement is deemed satisfied.

4.3 Analog to Digital Converter SVC

The purpose of this demo is to verify the functionality of the ChibiOS/RT ADC Driver with the board STM32E407. While the demo is running, after connecting a USB-TTL converter from PC to PD11 (TX-data) and PD12 (RX-data), the green led blinks every time a string, that contains the eight measure repeated twice, is shown. The conversions are done automatically and continuously every 56 system ticks. Please note that the conversion is valid for a signal between 0V - 3.3V and 3.3V is the maximum voltage rating. The eight values come from:

ADC3 Channel	STM32 Pad	External Connector Pin
IN9	PF3	PF pin 6
IN14	PF4	PF pin 7
IN15	PF5	PF pin 8
IN4	PF6	PF pin 9
IN5	PF7	PF pin 10
IN6	PF8	PF pin 11
IN7	PF9	PF pin 12
IN8	PF10	PF pin 13

Table 4.1: ADC board: pin configuration



Figure 4.3: ADC Driver SVC Flowchart

After having extensively tested the software, the analog to digital converter requirements are deemed satisfied .

4.4 SD SDIO Mode SVC

The purpose of this demo is to verify the functionality of the ChibiOS/RT SDIO Driver with the board STM32E407. While the demo is running, after connecting a USB-TTL converter from PC to PD11 (TX-data) and PD12 (RX-data) the green led blinks every half second. If WakeUP button is pushed the SDIO's test is performed. The task reads information about the SD card inserted and displays the results on the serial terminal emulator; a new mission folder is created and inside the directory is written a generic log00.dat file.



Figure 4.4: SDIO Driver SVC Flowchart

After having extensively tested the software, the SDIO operational requirements are deemed satisfied.

4.5 Time Scheduler SVC

The purpose of this demo is to verify the functionality of the ChibiOS/RT EXT and GPT Drivers with the board STM32E407 in order to simulate the Time Scheduler thread. While the demo is running, after connecting a USB-TTL converter from PC to PD11 (TX-data) and PD12 (RX-data), the Time Scheduler test is performed if WakeUP button is pushed. All "timer interrupts" are "hardware interrupts" so the CPU is free to execute threads instructions during the message post. All the threads do nothing but write their own identifier character in the output structure shown on the terminal at the end of execution.



Figure 4.5: Time Scheduler SVC Flowchart

```
Serial: (/ \text{dev}/\text{ttyUSBO}, 38400, 8, 1, \text{None}, \text{None} - \text{CONNECTED})
1
\mathbf{2}
 AHRS THREAD!
3
 CSP
   THREAD !
4
 AIR THREAD!
5
6
 SF
   THREAD !
7
 GPS
   THREAD !
8
 CDU
   THREAD !
9
 SD
   THREAD !
10
11
 12
 CSP
   13
 AIR
   SF
   $_____$____$____$____$____$____$
14
   G_____G____G____G____G
 GPS
15
 16
```

As it's visible from the results, ChibiOS proves to be able to fully meet the time scheduling requirements.
4.6 Input Capture SVC

The purpose of this demo is to verify the functionality of the ChibiOS/RT ICU Driver with the board STM32E407 in order to simulate the capture of enigine's RPM. While the demo is running, after connecting a USB-TTL converter from PC to PD11 (TX-data) and applying a square wave to PD pin 16, the thread every 200 ms shows on the terminal the period of wave and in case of timer overflow it displays "overflow=1". It should be noted once again that all "timer interrupts" are "hardware interrupts" so the CPU is completely free.



Figure 4.6: Input Capture SVC Flowchart

After having extensively tested the software, the ICU operational requirements are deemed satisfied.

4.7 CAN SVC

The purpose of this demo is to verify the functionality of the ChibiOS/RT CAN Driver with the board STM32E407. The demo uses two different threads: the transmitter and the receiver. Every half a second *transmitter* sends a message on the CAN bus (configured in loopback mode), the message is transposed by *receiver* that flashes the LED.



Figure 4.7: CAN Driver SVC Flowchart

After having extensively tested the software, the CAN operational requirement is deemed satisfied.

4.8 I²C SVC

The purpose of this demo is to verify the functionality of the ChibiOS/RT I²C Driver with the board STM32E407 in order to acquire the three angle rates provided by IDG600 (3D mems rate gyro)⁴. While the demo is running, after connecting a USB-TTL converter from PC to PD11 (TX-data) and PD12 (RX-data) and the gyro to the I2C2 driver (PFpin3 & 4), the thread shows on the terminal every 50 ms the yaw, pitch and roll rates.



Figure 4.8: I²C Driver SVC Flowchart

After having extensively tested the software, the I^2C operational requirement is deemed satisfied.

 $^{^{4}}$ http://invensense.com/mems/gyro/itg3200.html April 4, 2013

5 Conclusion and Future Developments

5.1 Prototyping

Now that the hardware and software configuration until the test demos has been fully described, it's time to create the first prototype.

First, it is necessary to integrate the wiring diagrams to realize the motherboard which will be assembled on the microcontroller and other peripheral cards including GPS module.

Considering a work team consisting of one person and a project manager, it is expected that the hardware integration phase, including also the physical realization of the board, should last about two months.

The second step is to write the definitive source code which can be then tested in its entirety, and decide the size of the individual threads i.e. the physical division of the RAM that at this design stage couldn't be determined. At the beginning, the task priority will be assigned according to the rate monotonic scheduling philosophy, where basically high speed thread has priority on low speed thread. After having extensively tested the software and according to their results, it will be obviously clear the good task priority policy. Considering a work team consisting of one person and a project manager, it is expected that the software integration phase, including the debugging of the source codes, should last about two more months.

The third phase will involve the final integration of the system initially within flight case and then on board of an ULM; the occasion could probably occur during the flight tests performed during the course of "Sperimentazione in Volo" which is discussed in advance. Considering a work team consisting of one person, a project manager and one aircraft's specialist, it is expected that the final integration phase, until the first flight test, should last about three more weeks. However, considering strong innovation in the project, it is reasonable to expect at least a week of delay for each phase.

5.2 Conclusion

The aim of the present work was to verify the feasibility of the project coming to the preliminary design of both hardware and software of the new data acquisition system for flight test of ULM.

The work started from requirements analysis, while to choose the sensors performance and their measurement range it has been taken for granted the past experience (Mnemosine MK III).

In accordance with the mission requirements, the sensors that are currently been identified as the best possible choice are: Olimex STM32E407 development board, Sensors Technics HCLA0050EU and HCA0611ARH8 pressure sensors, Xsens MTi AHRS, U-Blox LEA-5T GPS module.

5 Conclusion and Future Developments

In the last days before the end of the thesis, two other requirements have been added. Today it is increasingly common to use EFIS (Electronic Flight Instrument System) specialized for light aircraft and it is requested the ability to interface this device with Mnemosine. The second request is the ability to record cockpit voice directly with MK IV to get a synchronous audio track with other aircraft data.

The choice of how to arrange the boards inside the hardware case has not been decided yet. Preserving the schematics more than one configuration is possible and during the prototyping phase will be identified the best choice. The most suitable solution now consists of a horizontal motherboard where the MCU is also housed horizontally, while the serial adapter boards and the analog conditioning boards are arranged vertically hence connected by side. It is expected that this arrangement minimizes the volume used.



Figure 5.1: Boards Arrangement

Using all *Open Source* SW helped to keep down the overall budget. It was possible to test all the features of the system by purchasing only the development board and the debugger for about a hundred euros. Currently it is expected a final expenditure in line with the budget estimated in the preliminary phase for about a few thousand euros.

The strong push by the authorities for a safer aviation, will force the aviation industry to perform more systematic flight test campaign and we are confident that Mnemosine MK IV will be the reference point for the *Design and* Development of each Flight Test Instrumentation System for Light Aircraft.

Bibliography

- "MNEMOSINE: A FEDERATED FLIGHT TEST INSTRUMENTATION SYSTEM FOR SPORT AVIATION AIRCRAFT", C. Cardani, A. Folchini, A. Rolando 19th AIDAA National Congress, Forh, Italy, September 17-20, 2007
- [2] R. B. GmbH, CAN Specification Version 2.b
- [3] M. S. F. Systems, CANAerospace. Interface specification for airborne CAN applications V 1.7
- [4] C. Technologies, AHRS400 Series User's Manual.
- [5] F. Semiconductor, MPXV5004G SERIES Integrated Silicon Pressure Sensor On-Chip Signal Conditioned, Temperature Compensated, and Calibrated - Technical data, 2007.
- [6] F. Semiconductor, MPX5100/MPXV5100 SERIES Integrated Silicon Pressure Sensor On-Chip Signal Conditioned, Temperature Compensated, and Calibrated - Technical data, 2005
- [7] http://www.aero.polimi.it April 4, 2013
- [8] http://www.designspark.com/ April 4, 2013
- [9] Olimex ltd, STM32-E407 development board User Manual
- [10] http://www.freertos.org April 4, 2013
- [11] http://www.chibios.org/dokuwiki/doku.php April 4, 2013
- [12] http://gplv3.fsf.org/ April 4, 2013
- [13] STMicroelectronics, STM32F407xx Reference Manual
- $[14]~\rm http://dunkels.com/adam/ April 4, 2013$
- [15] http://savannah.nongnu.org/projects/lwip/ April 4, 2013
- [16] http://elm-chan.org/fsw/ff/00index_e.html April 4, 2013
- [17] http://www.okpedia.it/cpu-motorola-68000 April 4, 2013
- [18] http://gcc.gnu.org/ April 4, 2013
- [19] http://www.gnu.org/software/emacs/ April 4, 2013
- [20] http://www.linux.org/ April 4, 2013

BIBLIOGRAPHY

- [21] http://www.st.com/internet/com/home/home.jsp April 4, 2013
- [23] http://www.arm.com/ April 4, 2013
- [24] http://www.seneca.it/prodotti.php?id_c=4 April 4, 2013
- [25] http://www.altheris.com/products/displacement-sensors-draw-wire-sensors.htm April 4, 2013
- [26] http://www.linear.com/designtools/software/#LTspice April 4, 2013
- [27] http://www.avagotech.com April 4, 2013
- [28] http://en.wikipedia.org/wiki/Ultralight_aviation April 4, 2013
- [29] EASA, CS-VLA amdt1
- [30] http://www.chibios.org/dokuwiki/doku.php?id=chibios:documents:introduction April 4, 2013
- [31] http://www.xsens.com/en/general/mti April 4, 2013
- [32] http://www.u-blox.com/en/lea-5t.html April 4, 2013
- [33] EASA, CS-LSA Initial Issue
- [34] AGARDograph 300, volume 14 Chapter 2 HISTORICAL PERSPECTIVE, ONE HUN-DRED YEARS OF FLIGHT TESTING, Robert L. van der Velde
- [35] MicroC/OS-II The Real-Time Kernel, second edition, Jean J. Lambrosse

Appendix A (SRS)



POLITECNICO DI MILANO

MNEMOSINE MK IV FLIGHT TEST ISTRUMENTATION Software Requirements Specification (SRS)

Document ID	M_FTI_SRS rev. A
Compiled by	Federico Rossi
Project Leader	Alberto Rolando
Authorization	-



POLITECNICO DI MILANO

M_FTI_SRS rev. A

Software Requirements Specification (SRS)

pag. 2/27

REVISION HISTORY

ISSUE	CHANGE DESCRIPTION	ISSUE DATE
А	First Issue	13/02/2013



Software Requirements Specification (SRS)

pag. 3/27

TABLE OF CONTENTS

POLITECNICO DI MILANO

1 SCOPE	5
1.1 IDENTIFICATION	5
1.2 SYSTEM OVERVIEW	5
1.3 DOCUMENT OVERVIEW	6
1.4 OPERATIVE SOFTWARE REQUIREMENTS NOTATION	6
2 CAPABILITY REQUIREMENTS	7
2.1 Air data	7
2.2 GPS data	10
2.3 Stick Force data	14
2.4 Control Surface Position data	
2.5 Secure Digital	
2.6 Engine	
3 ACRONYM LIST	27



POLITECNICO DI MILANO

MNEMOSINE MKIV FLIGHT TEST ISTRUMENTATION

Software Requirements Specification (SRS)

M_FTI_SRS rev. A

pag. 4/27

BLANK



Software Requirements Specification (SRS)

M_FTI_SRS rev. A

pag. 5/27

1 SCOPE

1.1 IDENTIFICATION

This software requirements specification applies to MNEMOSINE MK IV FLIGHT TEST ISTRUMENTATION, abbreviated as MFTI.

This document details and defines the software specification of MFTI MK IV thread's.

1.2 SYSTEM OVERVIEW

The purpose of the threads are to support the following capabilities:

- Data acquisition of the following parameters:
 - Air data: static pressure P_STAT, dynamic pressure P_DIN, OAT, AOA, AOS.
 - GPS data: 3D ECEF position, 3D ECEF velocity.
 - Stick force.
 - Control Surface positions: elevator ELE_POS, rudder RUD_POS, aileron AIL_POS, flaps FLP_POS.
 - Engine data: RPM, EGT, Fuel Flow.
- Data saving on secure digital SD.
- ETH port communication.
- CAN port communication.
- I²C port communication.
- Software maintenance via USB port.
- Ensure data synchronization



pag. 6/27

1.3 DOCUMENT OVERVIEW

This document is organized in the following chapters:

chapter 1: defines MNEMOSINE FLIGHT TEST ISTRUMENTATION contents and system summary

chapter 2: contains all the functional requirements.

chapter 3: contains the Acronym List .

1.4 OPERATIVE SOFTWARE REQUIREMENTS NOTATION

The following notation has been used in order to guarantee a project-unique identifier for each OPSW requirement:

THD_xxx_yyy_zzz

The characters xxx denote the type the requirement belongs to, among the following:

HAL - hardware abstraction layer

- COM peripheral communication
- CAL calculate/compute/do something
- SAV save
- UPT update
- EXP export data

The characters yyy denote the type the requirement belongs to, among the following:

- DEF definition
- STP setup structure
- FUN function
- TST test

and zzz denote a serial number useful for identification.



Software Requirements Specification (SRS)

pag. 7/27

2 CAPABILITY REQUIREMENTS

2.1 Air data

Thread Name	air_com_thread
Thread Acronym	AIR
Thread Priority	NORMAL_PRIO+10
Pointer	_
Input argument struct	_
Output argument struct	Air_Data_Struct
HAL reference	I2C2

AIR_HAL_DEF_001

The OPSW shall: Define the following object:

systime_t WAIT_TIME

AIR_HAL_STP_001

The OPSW shall:

Setting up **static const I2CConfig i2c_air_fg** in compliance with I2C communication protocol of URANIA.

AIR_HAL_FUN_001

The OPSW shall:

setting up i2cStart(&I2CD2, &i2c_air_fg);



MNEMOSINE MKIV FLIGHT TEST ISTRUMENTATION

Software Requirements Specification (SRS)

M FTI SRS rev. A

pag. 8/27

AIR_COM_TST_001

The OPSW shall:

perform a communication test with URANIA in order to ensure the effectiveness both in receiver and transmitter state.

AIR_COM_TST_002

The OPSW shall:

once assured proper communication the thread must check the consistency of the received data.

AIR_COM_FUN_001

The OPSW shall:

the thread enters in a wait state until it receives a start on its mailbox.
result = chMBFetch(mbox, &fileBufferP, WAIT_TIME);
result could be:
RDY_OK if a message has been correctly fetched.
RDY_RESET if the mailbox has been reset while waiting.
RDY_TIMEOUT if the operation has timed out.

AIR_COM_FUN_002

The OPSW shall:

if result = RDY_OK the thread shall decode the message and entry in acquisition mode. In this mode it shall:

- 1. Acquire the bus i2cAcquireBus(&I2CD2)
- 2. Request data i2cMasterTransmitTimeout(...)
- 3. Receive data **i2cMasterReceiveTimeout(...)**
- 4. Release the bus i2cReleaseBus(&I2CD2)



Software Requirements Specification (SRS)

pag. 9/27

AIR_CAL_FUN_001

The OPSW shall:

Convert AIR_rxbuf in to **AIR_data** and check its integrity.

AIR_EXP_FUN_001

The OPSW shall:

Fill the AIR data AIR_Data_Struct with new AIR_data.



MNEMOSINE MKIV FLIGHT TEST ISTRUMENTATION

Software Requirements Specification (SRS)

M_FTI_SRS rev. A

pag.10/27

2.2 GPS data

Thread Name	gps_com_thread
Thread Acronym	GPS
Thread Priority	NORMAL_PRIO+10
Pointer	
Input argument struct	_
Output argument struct	Gps_Data_Struct
HAL reference	USART1

GPS_HAL_DEF_001

The OPSW shall:

Define the following object:

GPIO_BASE_GPS	GPIO_RX_GPS	GPIO_TX_GPS
GPIO_BASE_PIN_A_GPS	GPIO_A	
GPIO_BASE_PIN_B_GPS	GPIO_B	
GPIO_BASE_PIN_C_GPS	GPIO_C	
GPIO_BASE_PIN_D_GPS	GPIO_D	
GPIO_BASE_PIN_OUT_GPS	GPIO_OUT	
GPIO_BASE_PIN_IN_GPS	GPIO_IN	
GPS_USART_DRIVER	_	
GPS_USART_SPEED		
GPS_USART_CR1		
GPS USART CR2		

systime_t WAIT_TIME

GPS_USART_CR3



MNEMOSINE MKIV FLIGHT TEST ISTRUMENTATION

M_FTI_SRS rev. A

Software Requirements Specification (SRS)

pag.11/27

GPS_HAL_STP_001

The OPSW shall:

Setting up **static UARTConfig uart_cfg_GPS** as follows:

Callback that is invoked when a transmission buffer has been completely read by the driver ${\tt GPS}\ {\tt txend1}$

Callback that is invoked when a transmission has physically completed **GPS txend2**

Callback that is invoked when a receive buffer has been completely written $\ensuremath{\texttt{GPS_rxend}}$

callback is invoked when a character is received but the application was not ready to receive it $\ensuremath{\mathsf{GPS}_rxchar}$

Callback that is invoked on a receive error, the errors mask is passed as parameter **GPS_rxerr**

GPS_USART_SPEED GPS_USART_CR1 GPS_USART_CR2 GPS_USART_CR3

GPS_HAL_FUN_001

The OPSW shall: Create a static void GPS_txend1(UARTDriver *uartp)

GPS_HAL_FUN_002

The OPSW shall:

Create a static void GPS_txend2 (UARTDriver *uartp)

GPS_HAL_FUN_003

The OPSW shall: Create a static void GPS_rxchar(UARTDriver *uartp, uint16_t c)



Software Requirements Specification (SRS)

M FTI SRS rev. A

pag. 12/27

GPS_HAL_FUN_004

The OPSW shall:

Create a static void rxerr(UARTDriver *uartp, uartflags_t e)

GPS_HAL_FUN_005

The OPSW shall:

Setting up uartStart(&GPS_USART_DRIVER, &uart_cfg_GPS)

GPS_HAL_FUN_006

The OPSW shall: Setting up: palSetPadMode(GPIO_BASE_GPS, GPIO_RX_GPS, PAL_MODE_ALTERNATE(7)) palSetPadMode(GPIO_BASE_GPS, GPIO_TX_GPS, PAL_MODE_ALTERNATE(7))

GPS_HAL_FUN_007

The OPSW shall:

Setting up:

palSetPadMode(GPIO_BASE_PIN_A_GPS, GPIO_A_GPS, PAL_MODE_OUTPUT_PUSHPULL)
palSetPadMode(GPIO_BASE_PIN_B_GPS, GPIO_B_GPS, PAL_MODE_OUTPUT_PUSHPULL)
palSetPadMode(GPIO_BASE_PIN_D_GPS, GPIO_D_GPS, PAL_MODE_OUTPUT_PUSHPULL)
palSetPadMode(GPIO_BASE_PIN_OUT_GPS, GPIO_OUT_GPS, PAL_MODE_OUTPUT_PUSHPULL)
palSetPadMode(GPIO_BASE_PIN_IN_GPS, GPIO_IN_GPS, PAL_MODE_INPUT_PUSHPULL)



MNEMOSINE MKIV FLIGHT TEST ISTRUMENTATION

Software Requirements Specification (SRS)

M FTI SRS rev. A

pag. 13/27

GPS_COM_TST_001

The OPSW shall:

perform a communication test with GPS module in order to ensure the effectiveness both receiver and transmitter state.

GPS_COM_TST_002

The OPSW shall:

once assured proper communication, the thread must check the consistency of the received data.

GPS_COM_FUN_001

The OPSW shall:

GPS_COM_FUN_002

The OPSW shall:

if result = RDY_OK the thread shall decode the message and entry in acquisition
mode. uartStartReceive(&GPS_USART_DRIVER, size_t n, void* GPS_rxbuf)

GPS CAL FUN 001

The OPSW shall:

Convert GPS_rxbuf in to GPS_data and check its integrity

GPS EXP FUN 001

The OPSW shall:

Fill the GPS_Data_Struct with new GPS_data



Software Requirements Specification (SRS)

pag. 14/27

2.3 Stick Force data

Thread Name	sf_com_thread
Thread Acronym	SF
Thread Priority	NORMAL_PRIO+10
Pointer	
Input argument struct	-
Output argument struct	SF_Data_Struct
HAL reference	USART 6

SF_HAL_DEF_001

The OPSW shall:

Define the following object:

GPIO_BASE_SF	GPIO_RX_SF	GPIO_TX_SF
GPIO_BASE_PIN_A_SF	GPIO A	
GPIO_BASE_PIN_B_SF	GPIO_B	
GPIO_BASE_PIN_C_SF	GPIO_C	
GPIO BASE PIN D SF	GPIO D	
GPIO BASE PIN OUT SF	GPIOOUT	
GPIO_BASE_PIN_IN_SF	GPIO_IN	
SF_USART_DRIVER	_	
SF USART SPEED		
SF USART CR1		
SF USART CR2		
SF USART CR3		

systime_t WAIT_TIME



MNEMOSINE MKIV FLIGHT TEST ISTRUMENTATION

Software Requirements Specification (SRS)

M FTI SRS rev. A

pag. 15/27

SF_HAL_STP_001

The OPSW shall:

Setting up static UARTConfig uart cfg SF as follows:

Callback that is invoked when a transmission buffer has been completely read by the driver $\ensuremath{\texttt{SF_txend1}}$

Callback that is invoked when a transmission has physically completed **SF_txend2**

Callback that is invoked when a receive buffer has been completely written $\ensuremath{\textbf{SF}}\xspace_\ensuremath{\textbf{rxend}}\xspace$

callback is invoked when a character is received but the application was not ready to receive it ${\bf SF_rxchar}$

Callback that is invoked on a receive error, the errors mask is passed as parameter ${\bf SF_rxerr}$

SF_USART_SPEED SF_USART_CR1 SF_USART_CR2 SF_USART_CR3

SF_HAL_FUN_001

The OPSW shall: Create a static void SF_txend1 (UARTDriver *uartp)

SF HAL FUN 002

The OPSW shall:

Create a static void SF_txend2 (UARTDriver *uartp)

SF_HAL_FUN_003

The OPSW shall: Create a static void SF_rxchar(UARTDriver *uartp, uint16_t c)

SF HAL FUN 004

The OPSW shall:

Create a static void rxerr(UARTDriver *uartp, uartflags_t e)



Software Requirements Specification (SRS)

pag. 16/27

SF HAL FUN 005

The OPSW shall: Setting up uartStart(&SF_USART_DRIVER, &uart_cfg_SF)

SF_HAL_FUN_006

The OPSW shall: Setting up: palSetPadMode(GPIO_BASE_SF, GPIO_RX_SF, PAL_MODE_ALTERNATE(7)) palSetPadMode(GPIO_BASE_SF, GPIO_TX_SF, PAL_MODE_ALTERNATE(7))

SF_HAL_FUN_007

The OPSW shall:

Setting up:

palSetPadMode(GPIO_BASE_PIN_A_SF, GPIO_A_SF, PAL_MODE_OUTPUT_PUSHPULL)
palSetPadMode(GPIO_BASE_PIN_B_SF, GPIO_B_SF, PAL_MODE_OUTPUT_PUSHPULL)
palSetPadMode(GPIO_BASE_PIN_D_SF, GPIO_D_SF, PAL_MODE_OUTPUT_PUSHPULL)
palSetPadMode(GPIO_BASE_PIN_OUT_SF, GPIO_OUT_SF, PAL_MODE_OUTPUT_PUSHPULL)
palSetPadMode(GPIO_BASE_PIN_IN_SF, GPIO_IN_SF, PAL_MODE_INPUT_PULLDOWN)

SF COM TST 001

The OPSW shall:

perform a communication test with SF module in order to ensure the effectiveness both receiver and transmitter state.

SF_COM_TST_002

The OPSW shall:

once assured proper communication, the thread must check the consistency of the received data.



Software Requirements Specification (SRS)

pag. 17/27

SF_COM_FUN_001

POLITECNICO

DI MILANO

The OPSW shall:

the thread enters in a wait state until it receives a start on its mailbox.
result = chMBFetch(mbox, &fileBufferP, WAIT_TIME);
result could be:
RDY_OK if a message has been correctly fetched.
RDY_RESET if the mailbox has been reset while waiting.
RDY_TIMEOUT if the operation has timed out.

SF_COM_FUN_002

The OPSW shall:

if result = RDY_OK the thread shall decode the message and entry in acquisition
mode. uartStartReceive(&SF_USART_DRIVER, size_t n, void* SF_rxbuf)

SF_CAL_FUN_001

The OPSW shall:

Convert SF_rxbuf in to **SF_data** and check its integrity

SF_EXP_FUN_001

The OPSW shall: Fill the SF_Data_Struct with new SF_data



Software Requirements Specification (SRS)

pag. 18/27

2.4 Control Surface Position data

Thread Name	csp_com_thread
Thread Acronym	CSP
Thread Priority	NORMAL_PRIO+10
Pointer	
Input argument struct	_
Output argument struct	CSP_Data_Struct
HAL reference	ADC3

CSP_HAL_DEF_001

The OPSW shall: Define the following object: GPIO_CSP ADC_CSP_GRP_BUF_DEPTH ADC_CSP_GRP_NUM_CHANNELS adcsample_t CSP_samples[ADC_CSP_GRP_NUM_CHANNELS * ADC_CSP_GRP_BUF_DEPTH]

CSP HAL STP 001

The OPSW shall:

Setting up static const ADCConversionGroup adcgrpcfg_CSP as follows: Enables the circular buffer mode for the group. Setting up the number of the analog channels belonging to the conversion group. Setting up adccallback_CSP as callback function associated to the group. Setting up adcerrcallback_CSP as error callback function associated to the group.



MNEMOSINE MKIV FLIGHT TEST ISTRUMENTATION

Software Requirements Specification (SRS)

M FTI SRS rev. A

pag. 19/27

CSP_HAL_FUN_001

The OPSW shall:

Create a static void adccallback_CSP (ADCDriver *adcp, adcsample_t *buffer, size_t n)

CSP_HAL_FUN_002

The OPSW shall:

```
Create a static void adcerrcallback_CSP (ADCDriver *adcp, adcerror_t err)
and post a error message to error thread
```

CSP HAL FUN 004

```
The OPSW shall:
Setting up: static const ADCConversionGroup adcgrpcfg = {
 TRUE,
 ADC_GRP_NUM_CHANNELS,
 adccallback,
 adcerrorcallback,
                            /* CR1 */
  Ο,
                            /* CR2 */
 ADC CR2 SWSTART,
 ADC SMPR2 SMP AN9 (ADC SAMPLE 56) | ADC SMPR1 SMP AN14 (ADC SAMPLE 56) |
 ADC SMPR1 SMP AN15 (ADC SAMPLE 56) | ADC SMPR2 SMP AN4 (ADC SAMPLE 56) |
 ADC_SMPR2_SMP_AN5(ADC_SAMPLE_56) | ADC_SMPR2_SMP_AN6(ADC_SAMPLE_56) |
 ADC SMPR2 SMP AN7 (ADC SAMPLE 56)
                                   | ADC SMPR2 SMP AN8 (ADC SAMPLE 56),
                            /* SMPR2 */
  Ο,
 ADC SQR1 NUM CH (ADC GRP NUM CHANNELS),
 ADC SQR2 SQ8 N(ADC CHANNEL IN8) | ADC SQR2 SQ7 N(ADC CHANNEL IN7),
 ADC SQR3 SQ6 N(ADC CHANNEL IN6)
                                     | ADC SQR3 SQ5 N(ADC CHANNEL IN5) |
 ADC SQR3 SQ4 N(ADC CHANNEL IN4)
                                     | ADC SQR3 SQ3 N(ADC CHANNEL IN15) |
 ADC SQR3 SQ2 N(ADC CHANNEL IN14)
                                    | ADC SQR3 SQ1 N(ADC CHANNEL IN9)
```

};



Software Requirements Specification (SRS)

M FTI SRS rev. A

pag. 20/27

CSP HAL FUN 004

The OPSW shall:

CSP HAL FUN 004

The OPSW shall:

Setting up ADC driver: adcStart(&ADCD1, NULL);

CSP_COM_FUN_001

The OPSW shall:

CSP_COM_FUN_002

The OPSW shall:

if result = RDY_OK the thread shall decode the message and entry in acquisition
mode. adcStartConversion(&ADCD1, &adcgrpcfg_CSP, CSP_samples,
ADC_CSP_GRP_BUF_DEPTH);

CSP_EXP_FUN_001

The OPSW shall:

Fill the CSP_data_struct with new CSP_samples



Software Requirements Specification (SRS)

pag. 21/27

2.5 Secure Digital

Thread Name	sd_save_thread
Thread Acronym	SD
Thread Priority	NORMAL_PRIO+10
Pointer	
Input argument struct	_
Output argument struct	SD_Data_Struct
HAL reference	MMC_SDIO

SD_HAL_DEF_001

The OPSW shall:

FRESULT err,rc

FATFS *fsp FIL Fil UINT bw

char fold[]

Define the following object: static FATFS SDC_FS

static bool_t fs_ready

uint32_t clusters

SD_HAL_FUN_001

The OPSW shall: setting up: sdcStart(&SDCD1, NULL);



Software Requirements Specification (SRS)

M FTI SRS rev. A

pag. 22/27

SD COM TST 001

POLITECNICO

DI MILANO

The OPSW shall:

perform a communication test with SD card in order to ensure the effectiveness both receiver and transmitter state.

SD_COM_TST_002

The OPSW shall:

once assured proper communication, the thread must check the card:

f_getfree("/", &clusters, &fsp);

free clusters = clusters
sectors per cluster = (uint32_t)SDC_FS.csize
bytes free = clusters * (uint32_t)SDC_FS.csize * (uint32_t) MMCSD_BLOCK_SIZE

SD CAL FUN 001

The OPSW shall:

Create a new mission folder with sequential identification number. Copy the path to the new folder into **fold[]** variable.

SD COM FUN 001

The OPSW shall:



Software Requirements Specification (SRS)

pag. 23/27

SD_CAL_FUN_002

POLITECNICO

DI MILANO

The OPSW shall:

if result = RDY_OK the thread shall decode the message and entry in acquisition mode. In this mode the thread collects and writes all the data struct in a new file every seconds.

SD_CAL_FUN_003

The OPSW shall:

keep track of byte written and update the mission record file where all error messages are stored.

SD_COM_FUN_002

The OPSW shall:

if the thread receive a FALLING message it must perform the following instruction:

f mount(0, NULL) // unmount file system

sdcDisconnect(&SDCD1) // disconnect SDC driver

in order to not corrupt the file system.



Software Requirements Specification (SRS)

pag. 24/27

2.6 Engine

Thread Name	Eng_com_thread
Thread Acronym	ENG
Thread Priority	NORMAL_PRIO+10
Pointer	
Input argument struct	_
Output argument struct	ENG_Data_Struct
HAL reference	TIM4 ETR CH2

ENG_HAL_DEF_001

The OPSW shall: Define the following object: uint8_t last_overflow icucnt_t last_width, last_period

ENG_HAL_FUN_001

The OPSW shall:

setting up: static void icuwidthcb(ICUDriver *icup);

ENG_HAL_FUN_002

The OPSW shall:

setting up: static void icuperiodcb(ICUDriver *icup);

ENG_HAL_FUN_003

The OPSW shall:

setting up: static void icuoverflowcb(ICUDriver *icup);



Software Requirements Specification (SRS)

pag. 25/27

ENG_HAL_FUN_004

The OPSW shall:

setting up: static ICUConfig icucfg = { ICU_INPUT_ACTIVE_HIGH,

100000,

icuwidthcb, icuperiodcb, icuoverflowcb, ICU CHANNEL 2 };

/* 100kHz ICU clock frequency x10usec !!! */

ENG_HAL_FUN_005

The OPSW shall:

setting up: palSetPadMode(GPIOE, 0, PAL_MODE_ALTERNATE(1)); icuStart(&ICUD4, &icucfg); palSetPadMode(GPIOD, 13, PAL_MODE_ALTERNATE(2));

ENG_COM_FUN_001

The OPSW shall:

the thread enters in a wait state until it receives a start on its mailbox.
result = chMBFetch(mbox, &fileBufferP, WAIT_TIME);
result could be:
RDY_OK if a message has been correctly fetched.
RDY_RESET if the mailbox has been reset while waiting.
RDY_TIMEOUT if the operation has timed out.

ENG_COM_FUN_002

The OPSW shall:

if result = RDY_OK the thread entry in acquisition mode. icuEnable(&ICUD4);

ENG_EXP_FUN_001

The OPSW shall:

Fill the ENG_data_struct with new last_period & last_overflow



POLITECNICO DI MILANO

MNEMOSINE MKIV FLIGHT TEST ISTRUMENTATION

Software Requirements Specification (SRS)

M_FTI_SRS rev. A

pag. 26/27

BLANK



Software Requirements Specification (SRS)

M_FTI_SRS rev. A

pag. 27/27

3 ACRONYM LIST

GPS	Global Positioning System
OAT	Outer Air Temperature
AOA	Angle Of Attack
AOS	Angle Of Side-sleep
ECEF	Earth Centered Earth Fixed
RPM	Rotation Per Minute
EGT	Exhaust Gas Temperature
SD	Secure Digital Card
ETH	Ethernet
CAN	Controller Area Network
I²C	Inter-Integrated Circuit
USB	Universal Serial Bus
RDY	Ready
Serial Driver source code

```
1 #include "ch.h"
2 #include "hal.h"
3
4
    /* Application entry point. */
5
   int main(void) {
6
7
8
      halInit();
9
      chSysInit();
10
      /*
11
      * Activates the serial driver 3 using the driver default configuration.
12
      * PD8(TX) and PD9(RX) are routed to USART3.
13
       */
14
15
      sdStart(&SD3, NULL);
16
17
      palSetPadMode(GPIOD, 8, PAL_MODE_ALTERNATE(7));
18
      palSetPadMode(GPIOD, 9, PAL_MODE_ALTERNATE(7));
19
20
      while (TRUE) {
21
           sdWrite(\&SD3, "hello world!!! \setminus r \setminus n", sizeof("hello world!!! \setminus r \setminus n"));
           \mathbf{palTogglePad}\left(\,\texttt{GPIOC}\;,\;\;\texttt{GPIOC\_LED}\;\right)\;;
22
23
           chThdSleepMilliseconds(1000);
24
      }
25
   }
```

USART/UART Driver source code

```
1 #include "ch.h"
   #include "hal.h"
\mathbf{2}
3
   static VirtualTimer vt1, vt2;
4
5
   static void restart(void *p) {
6
7
8
      (void)p;
9
      chSysLockFromIsr();
      uartStartSendI(&UARTD3, 14, "Hello World!\r\n");
10
11
      chSysUnlockFromIsr();
12
   }
13
    static void ledoff(void *p) {
14
15
16
      (void)p;
17
      palClearPad(GPIOC, GPIOC_LED);
18
   }
19
20
   /*
21
     * This callback is invoked when a transmission buffer has been completely
22
    * read by the driver.
23
    */
   static void txend1(UARTDriver *uartp) {
24
25
26
      (void)uartp;
27
      palSetPad(GPIOC, GPIOC_LED);
   }
28
29
   /* This callback is invoked when a transmission has physically completed.*/
30
    static void txend2(UARTDriver *uartp) {
31
32
33
      (void)uartp;
34
      palClearPad(GPIOC, GPIOC_LED);
35
      chSysLockFromIsr();
36
      if (chVTIsArmedI(&vt1))
37
        chVTResetI(&vt1);
38
      \mathbf{chVTSetI}(\& \mathtt{vt1} \ , \ \mathtt{MS2ST}(5000) \ , \ \mathtt{restart} \ , \ \mathtt{NULL}) \ ;
39
      chSysUnlockFromIsr();
40
   }
41
42
   /*
    * This callback is invoked on a receive error, the errors mask is passed
43
44
   * as parameter.
45
    */
   static void rxerr(UARTDriver *uartp, uartflags_t e) {
46
47
48
     (void)uartp;
      (void)e;
49
   }
50
51
52
    /*
    * This callback is invoked when a character is received but the application
53
54
    \ast was not ready to receive it, the character is passed as parameter.
55
    */
56
    static void rxchar(UARTDriver *uartp, uint16_t c) {
```

```
57
       (void)uartp;
58
       (void)c;
59
       /* Flashing the LED each time a character is received.*/
60
       palSetPad(GPIOC, GPIOC_LED);
61
      chSysLockFromIsr();
62
63
      if (chVTIsArmedI(&vt2))
64
        chVTResetI(&vt2);
65
      chVTSetI(&vt2, MS2ST(200), ledoff, NULL);
      chSysUnlockFromIsr();
66
67
    }
68
69
    /* This callback is invoked when a receive buffer has been completely written.*/
70
    static void rxend(UARTDriver *uartp) {
71
       (void)uartp;
72
    }
73
74
75
    /* UART driver configuration structure.*/
76
    static UARTConfig uart_cfg_3 = {
77
      txend1,
78
      txend2,
79
      rxend.
80
      rxchar ,
      rxerr,
81
82
      38400,
83
      0,
84
      USART_CR2_LINEN,
85
      0
86
    };
87
    /* Application entry point.*/
88
    int main(void) {
89
90
       halInit();
91
       chSysInit();
92
93
       /* Activates the UART driver 3, PD8(TX) and PD9(RX) are routed to USART3.*/
94
95
96
       uartStart(&UARTD3, &uart_cfg_3);
97
       palSetPadMode(GPIOD, 8, PAL_MODE_ALTERNATE(7));
98
      palSetPadMode(GPIOD, 9, PAL_MODE_ALTERNATE(7));
99
100
       /* Starts the transmission, it will be handled entirely in background.*/
101
      uartStartSend(\&UARTD3, size of ("Starting... \ r \ n"), "Starting... \ r \ n");
102
103
       while (TRUE) {
104
              chThdSleepMilliseconds(500);
105
       }
106
    }
```

ADC Driver source code

```
1 #include "ch.h"
2 #include "hal.h"
3
  #define COUNT2VOLT
                                     0.000805861 // 3v3V : 4095 count
4
5
6
  #define ADC GRP NUM CHANNELS
                                    8
7
   #define ADC GRP BUF DEPTH
                                    2
8
9
   static adcsample_t samples [ADC_GRP_NUM_CHANNELS * ADC_GRP_BUF_DEPTH];
10
   /* ADC streaming callback. do nothing !*/
11
12
    static void adccallback(ADCDriver *adcp, adcsample_t *buffer, size_t n) {
13
    (void)adcp;
14
15
   }
16
   /* ADC error callback. do nothing! */
   static void adcerrorcallback(ADCDriver *adcp, adcerror_t err) {
17
18
    (void)adcp;
19
     (void)err;
20
   }
21
22
   /* ADC conversion group.
23
    * Mode: Continuous, 16 samples of 8 channels, SW triggered.
   * Channels:
                  IN9, IN14, IN15, IN4, IN5, IN6, IN7, IN8.
24
   * ADC3 IN9 = PF3
                              ADC3 IN14 = PF4
25
   * ADC3 IN15 = PF5
                              ADC3 IN4 = PF6
26
27
    * ADC3 IN5 = PF7
                              ADC3 IN6 = PF8
    * ADC3 IN7 = PF9
                              ADC3 IN8 = PF10*/
28
   static const ADCConversionGroup adcgrpcfg = {
29
30
     TRUE ,
     ADC_GRP_NUM_CHANNELS ,
31
32
     adccallback.
33
      adcerrorcallback,
34
      0,
                                 /* CR1 */
35
      ADC_CR2_SWSTART ,
                                /* CR2 */
36
      ADC_SMPR2_SMP_AN9(ADC_SAMPLE_56) | ADC_SMPR1_SMP_AN14(ADC_SAMPLE_56)|
      ADC_SMPR1_SMP_AN15(ADC_SAMPLE_56) | ADC_SMPR2_SMP_AN4(ADC_SAMPLE_56)
37
38
      ADC_SMPR2_SMP_AN5(ADC_SAMPLE_56) | ADC_SMPR2_SMP_AN6(ADC_SAMPLE_56) |
39
      \texttt{ADC\_SMPR2\_SMP\_AN7} (\texttt{ADC\_SAMPLE\_56}) \quad | \quad \texttt{ADC\_SMPR2\_SMP\_AN8} (\texttt{ADC\_SAMPLE\_56}) ,
                                 /* SMPR2 */
40
      0.
     ADC_SQR1_NUM_CH (ADC_GRP_NUM_CHANNELS),
41
     ADC_SQR2_SQ8_N(ADC_CHANNEL_IN8) | ADC_SQR2_SQ7_N(ADC_CHANNEL_IN7),
42
     ADC_SQR3_SQ6_N(ADC_CHANNEL_IN6) | ADC_SQR3_SQ5_N(ADC_CHANNEL_IN5) |
43
44
     ADC_SQR3_SQ4_N(ADC_CHANNEL_IN4) | ADC_SQR3_SQ3_N(ADC_CHANNEL_IN15) |
45
      ADC_SQR3_SQ2_N(ADC_CHANNEL_IN14) | ADC_SQR3_SQ1_N(ADC_CHANNEL_IN9)
46
   };
47
48
   /* Application entry point. */
49
   int main(void) {
50
51
52
     halInit();
53
     chSysInit();
54
     /* Activates the serial driver 3 using the driver default configuration.
55
56
    * PD8(TX) and PD9(RX) are routed to USART3.*/
```

```
57
58
        sdStart(&SD3, NULL);
        \mathbf{palSetPadMode}(\texttt{GPIOD}\;,\;\;8\;,\;\;\texttt{PAL_MODE_ALTERNATE}\;(\;7\;)\;)\;;
59
60
        palSetPadMode(GPIOD, 9, PAL_MODE_ALTERNATE(7));
61
        /* Setting up analog inputs used by the demo.*/
62
        palSetGroupMode(GPIOF, PAL_PORT_BIT(3) | PAL_PORT_BIT(4) |
63
64
                                         PAL_PORT_BIT(5) | PAL_PORT_BIT(6) |
65
                                         PAL_PORT_BIT(7) | PAL_PORT_BIT(8) |
66
                                         PAL_PORT_BIT(9) | PAL_PORT_BIT(10), 0, PAL_MODE_INPUT_ANALOG);
67
        /* Activates the ADC3 driver and the thermal sensor.*/
      adcStart(&ADCD3 , NULL);
68
      /* Starts an ADC continuous conversion.*/
69
70
      adcStartConversion(\&ADCD3, \&adcgrpcfg, samples, ADC_GRP_BUF_DEPTH);
71
        while (TRUE) {
72
             uint8_t i,j;
73
              char val[7];
74
75
              for (i=0; i<16; i++){
76
77
                    \label{eq:constraint} \begin{array}{ll} f \, o \, r \, \left( \, \, j \, = \, 0 \, ; \  \  j \, < \, s \, i \, z \, e \, o \, f \, \left( \, \, v \, a \, l \, \right) \, ; & j \, + \, + \, \right) \  \, v \, a \, l \, \left[ \, \, j \, \right] \, = \, ' \quad ' \, ; \end{array}
78
                    {\tt chsprintf}(\&{\tt val}\,[\,0\,]\;,\;\; "\%d\;\;"\;,\;\; {\tt samples}\,[\,i\,]\,)\;;
                   sdWrite(\&SD3, val, sizeof(val));
79
80
              }
              sdWrite(\&SD3, "\setminus r \setminus n", 2);
81
              palTogglePad(GPIOC, GPIOC_LED);
82
              chThdSleepMilliseconds(1000);
83
84
        }
85
     }
```

SDIO Driver source code

```
1 #include "ch.h"
2 \#include "hal.h"
3 #include "chprintf.h"
4 #include "ff.h"
5
6
   /*===
7
   /* FatFs related.
   /*===
8
9
   /* @brief FS object.*/
10
11
   static FATFS SDC_FS;
12
   /* FS mounted and ready.*/
   static bool_t fs_ready = FALSE;
13
   /* Generic large buffer.*/
14
15
   static uint8_t fbuff[1024];
16
17
   FRESULT err, rc;
18
   uint32_t clusters;
   FATFS *fsp;
19
20 FIL Fil;
21 char fold[] = "MISSION00";
22 char path [] = "MISSION00\\LOG00.dat";
23 UINT bw;
24
   /* Application entry point. */
25
26 int main(void) {
27
     BaseSequentialStream *chp;
     uint8_t j;
28
29
30
      halInit();
      chSysInit();
31
32
33
      /*Activates the serial driver 3 */
34
      sdStart(&SD3, NULL);
35
      palSetPadMode(GPIOD, 8, PAL_MODE_ALTERNATE(7));
36
      palSetPadMode(GPIOD, 9, PAL_MODE_ALTERNATE(7));
37
      chp=&SD3;
38
39
      /*and SDC driver 1 using default configuration.*/
40
      sdcStart(&SDCD1 , NULL);
41
      while (TRUE) {
42
          palTogglePad(GPIOC, GPIOC_LED);
43
          chThdSleepMilliseconds(500);
44
45
46
              /* SDIO TEST */
          if (palReadPad(GPIOA, GPIOA_BUTTON_WKUP)) {
47
            // mount filesystem
48
            sdcConnect(&SDCD1);
49
            f_mount(0, &SDC_FS);
50
51
52
            // info about SDC
            \tt err ~=~ f\_getfree("/", \&clusters, \&fsp);
53
54
            if (err != FR_OK) {
55
                chprintf(chp, "FS: f_getfree() failed (r/n");
56
                return 0;
```

=* /

*/

```
57
               }
               chprintf(chp,
58
                            "FS: %lu free clusters, %lu sectors per cluster, %lu bytes free\r\n" ,
59
                           clusters, (uint32_t)SDC_FS.csize,
60
                           clusters * (uint32_t)SDC_FS.csize * (uint32_t)MMCSD_BLOCK_SIZE);
61
62
               // Create a new folder
63
               for (j = 0; j < 100; j++) {
64
65
                    fold[7] = j/10 + '0';
                    \texttt{fold} \left[ \ 8 \ \right] \ = \ \texttt{j} \ \% 10 \ + \ \ ' \ \texttt{0} \ ' \ ;
66
67
                    rc=f_mkdir(fold);
                    if (rc == FR_0K) \{
68
                          path[7] = j/10 + '0';
69
                          path[8] = j\%10 + '0';
70
71
                          break;
72
                    }
73
               }
74
75
               // write data
               rc=f_open(&Fil , path , FA_OPEN_ALWAYS | FA_WRITE );
76
77
               \label{eq:rc=f_write(&Fil, "FTI data \ r \ ", size of("FTI data \ r \ "), &bw);
78
               rc=f_close(&Fil);
79
               // unmount filesystem
80
81
               \texttt{f\_mount} \left( \begin{array}{c} 0 \end{array}, \\ \texttt{NULL} \end{array} \right) \hspace{0.1cm} ;
               sdcDisconnect(&SDCD1);
82
83
            }
84
       }
85
    }
```

Time Scheduler source code

```
1 /* main.c */
2 #include "ch.h"
3 #include "hal.h"
4 #include "global.h"
5
6 Mailbox mbox_AHRS;
7 msg_t mbox_buf_AHRS[1];
8 Mailbox mbox_CSP;
9
   msg_t mbox_buf_CSP[1];
10 Mailbox mbox_AIR;
   msg_t mbox_buf_AIR[1];
11
12
   Mailbox mbox_SF;
13
   msg_t mbox_buf_SF[1];
14
   Mailbox mbox_GPS;
   msg_t mbox_buf_GPS[1];
15
16
   Mailbox mbox_CDU;
17 msg_t mbox_buf_CDU[1];
18 Mailbox mbox_SD;
19 msg_t mbox_buf_SD[1];
20 // Global Object
21 int16_t count;
22 output_t out;
23
24 msg_t time_dispenser(void);
25
   /* Triggered when the WakeUP button is pressed */
26
27
   static void extcb1(EXTDriver *extp, expchannel_t channel) {
28
          (void)extp;
          (void) channel;
29
30
          \texttt{count} = 0;
          gptStartOneShotI(&GPTD2 , TIMER_PRE);
31
32
          time_dispenser();
33
   }
34
35
    static const EXTConfig extcfg = {
36
     {
        {EXT_CH_MODE_RISING_EDGE | EXT_CH_MODE_AUTOSTART | EXT_MODE_GPIOA, extcb1},
37
38
        {EXT_CH_MODE_DISABLED, NULL},
39
        {EXT_CH_MODE_DISABLED, NULL},
        {EXT_CH_MODE_DISABLED, NULL},
40
        { EXT_CH_MODE_DISABLED , NULL } ,
41
        {EXT_CH_MODE_DISABLED, NULL},
42
43
        {EXT_CH_MODE_DISABLED, NULL},
44
        {EXT_CH_MODE_DISABLED, NULL},
45
        {EXT_CH_MODE_DISABLED, NULL},
        {EXT_CH_MODE_DISABLED, NULL},
46
47
        {EXT_CH_MODE_DISABLED, NULL},
48
        {EXT_CH_MODE_DISABLED, NULL},
        {EXT_CH_MODE_DISABLED, NULL},
49
        {EXT_CH_MODE_DISABLED, NULL},
50
        \{\,\texttt{EXT\_CH\_MODE\_DISABLED}\ ,\ \texttt{NULL}\,\}\,,
51
        \{\,\texttt{EXT\_CH\_MODE\_DISABLED}\ ,\ \texttt{NULL}\,\}\,,
52
        { EXT_CH_MODE_DISABLED , NULL } ,
53
        {EXT_CH_MODE_DISABLED, NULL},
54
55
        {EXT_CH_MODE_DISABLED, NULL},
56
        {EXT_CH_MODE_DISABLED, NULL},
```

```
57
     {EXT_CH_MODE_DISABLED, NULL},
        {EXT_CH_MODE_DISABLED, NULL},
58
59
        {EXT_CH_MODE_DISABLED, NULL}
60
     }
    };
61
62
    /* GPT2 callback. */
63
   static void gpt2cb(GPTDriver *gptp) {
64
    (void)gptp;
65
     if (\texttt{count} < 99)
66
67
          count++;
68
          gptStartOneShotI(&GPTD2 , TIMER_PRE);
69
          time_dispenser();
70
      }
    }
71
72
    /* GPT2 configuration. */
73
74
    static const GPTConfig gpt2cfg = {
75
     TIMER_FREQ ,
76
     gpt2cb
              /* Timer callback.*/
77
    };
78
79
    msg_t time_dispenser(void) {
80
   filebuffer_t FileBuffer;
81
82 filebuffer_t *FileBufferP;
83 FileBufferP=&FileBuffer;
84
85
    if (0==(count%AHRS_COUNT_FREQ)) {
86
        FileBufferP->t.flag=FLAG_AHRS;
87
        chMBPost(&mbox_AHRS, (msg_t) FileBufferP, TIME_IMMEDIATE);
88
    }
    if (0==(count%CSP_COUNT_FREQ)) {
89
90
        FileBufferP->t.flag=FLAG_CSP;
        chMBPost(&mbox_CSP, (msg_t) FileBufferP, TIME_IMMEDIATE);
91
    }
92
    if (0==(count%AIR_COUNT_FREQ)) {
93
        FileBufferP->t.flag=FLAG_AIR;
94
        chMBPost(&mbox_AIR, (msg_t) FileBufferP, TIME_IMMEDIATE);
95
96
    }
97
    if (0==(count%SF_COUNT_FREQ)) {
98
        FileBufferP->t.flag=FLAG_SF;
99
        chMBPost(&mbox_SF, (msg_t) FileBufferP, TIME_IMMEDIATE);
100
    }
101
    if (0==(count%GPS_COUNT_FREQ)) {
102
        FileBufferP->t.flag=FLAG_GPS;
103
        chMBPost(&mbox_GPS , (msg_t) FileBufferP , TIME_IMMEDIATE);
104 }
   if (0==(count%CDU_COUNT_FREQ)) {
105
        FileBufferP->t.flag=FLAG_CDU;
106
107
        chMBPost(&mbox_CDU, (msg_t) FileBufferP, TIME_IMMEDIATE);
108 }
    if ( 98 == count ) {
109
        FileBufferP->t.flag=FLAG_SD;
110
        chMBPost(&mbox_SD, (msg_t) FileBufferP, TIME_IMMEDIATE);
111
112 }
113
114 FileBufferP->t.flag=0; // idle state
115 return 0;
116 }// end time dispenser
117
```

```
118
         int main(void) {
119
120
121
                   uint8_t i;
122
                   for(i=0; i<101; i++){
123
124
                            out.ahrs[i]='_';
                            out.air[i]=' ';
125
                            out.cdu[i]=' ';
126
                            out.csp[i]=' ';
127
                            out.gps[i]=' ';
128
                            out.sf[i]='';
129
130
                   }
131
132
                            /* Init Mailboxes */
                   chMBInit(&mbox_AHRS, mbox_buf_AHRS, 1);
133
134
                   chMBInit(&mbox_CSP, mbox_buf_CSP, 1);
135
                   chMBInit(&mbox_AIR, mbox_buf_AIR, 1);
136
                   \texttt{chMBInit}(\&\texttt{mbox}\_\texttt{SF}\ ,\ \texttt{mbox}\_\texttt{buf}\_\texttt{SF}\ ,\ 1)\ ;
137
                   chMBInit(&mbox_GPS, mbox_buf_GPS, 1);
138
                   chMBInit(&mbox_CDU , mbox_buf_CDU , 1);
139
                   chMBInit(&mbox_SD, mbox_buf_SD, 1);
140
141
                   halInit();
                   chSysInit();
142
143
144
                            /* Init Threads */
145
                   chThdCreateStatic(wa_ahrs, sizeof(wa_ahrs), AHRS_PRIO, ahrs_com_thread, (void *)\& \leftrightarrow barrow 
                           mbox_AHRS);
146
                   chThdCreateStatic(wa_csp, sizeof(wa_csp), CSP_PRIO, csp_adc_thread,
                                                                                                                                                                                    (void *)&↔
                           mbox_CSP);
147
                   chThdCreateStatic(wa_air, sizeof(wa_air), AIR_PRIO, air_com_thread,
                                                                                                                                                                                     (void *)&↔
                           mbox_AIR);
148
                   chThdCreateStatic(wa_sf,
                                                                               sizeof(wa_sf),
                                                                                                                      SF_PRIO, sf_com_thread,
                                                                                                                                                                                     (void *)&↔
                           mbox_SF);
                                                                                                                                                                                    (void *)&↔
149
                   chThdCreateStatic(wa_gps, sizeof(wa_gps),
                                                                                                                     GPS_PRIO , gps_com_thread ,
                            mbox_GPS);
                                                                                                                     CDU_PRIO, cdu_com_thread,
150
                   chThdCreateStatic(wa_cdu,
                                                                               sizeof(wa_cdu),
                                                                                                                                                                                     (void *)&↔
                           mbox_CDU);
151
                   chThdCreateStatic(wa_sd,
                                                                               sizeof(wa_sd),
                                                                                                                      SD_PRIO , sd_save_thread ,
                                                                                                                                                                                    (void *)&↔
                           mbox_SD);
152
153
                   /* Activates the serial driver 3 using the driver default configuration.
154
                      * PD8(TX) and PD9(RX) are routed to USART3.*/
155
                   sdStart(&SD3 , NULL);
                   palSetPadMode(GPIOD, 8, PAL_MODE_ALTERNATE(7));
156
                   palSetPadMode(GPIOD, 9, PAL_MODE_ALTERNATE(7));
157
158
                   /* Initializes the GPT drivers 2 */
159
160
                   gptStart(&GPTD2 , &gpt2cfg);
161
162
                   /* Activates the EXT driver 1
                                                                                               */
                   extStart(&EXTD1, &extcfg);
163
164
                   extChannelEnable(\& EXTD1, 1);
165
                   while (TRUE) {
166
                            chThdSleepMilliseconds(5000);
167
168
                   \}// end infinite loop
         } // end main
169
```

```
1 /* global.h */
2 #ifndef GLOBAL H
3 #define GLOBAL H
4
5 #define MAX_PRIO
                        30
6 #define AHRS PRIO
                        MAX PRIO
7 #define CSP PRIO
                        MAX PRIO-1
8 #define AIR_PRIO
                        MAX PRIO-2
9
   #define SF PRIO
                        MAX PRIO-3
10
   #define GPS PRIO
                        MAX PRIO-4
11 #define CDU PRIO
                        MAX PRIO-5
12 #define SD PRIO
                        MAX PRIO-6
13
14 #define TIMER FREQ 10000
                                   /* 10kHz timer clock -> 100 ns */
15 #define TIMER PRE 100
                                   // TIMER FREQ/TIMER PRE Hz 100hz
16
17 #define AHRS COUNT FREQ ((TIMER FREQ/TIMER PRE)/50)
18 \#define CSP_COUNT_FREQ ((TIMER_FREQ/TIMER_PRE)/20)
19 #define AIR_COUNT_FREQ ((TIMER_FREQ/TIMER_PRE)/10)
20 #define SF COUNT FREQ ((TIMER FREQ/TIMER PRE)/10)
21 #define GPS COUNT FREQ ((TIMER FREQ/TIMER PRE)/5)
22 #define CDU COUNT FREQ ((TIMER FREQ/TIMER PRE)/4)
23
24 #define FLAG AHRS
                        1
25 #define FLAG CSP
                        \mathbf{2}
26 #define FLAG AIR
                        3
27 #define FLAG_SF
                        4
28 #define FLAG GPS
                        5
29 #define FLAG CDU
                        6
   #define FLAG_SD
30
                        7
31
32
   \#define BYTE NUMBER 32
   typedef struct {
33
        uint32_t flag;
34
       \verb"uint32_t message[BYTE_NUMBER / 4];
35
36
   }test_t;
37
   typedef union {
38
39
        test_t t;
40
        char c[sizeof(test_t)];
41
   } filebuffer_t;
42
   typedef struct {
43
44
       uint8_t ahrs[102];
       uint8_t csp[102];
45
       uint8_t air[102];
46
47
       uint8_t sf[102];
       uint8_t gps[102];
48
       uint8_t cdu[102];
49
50
   }output_t;
51
52
53
   extern int16_t count;
   extern output_t out;
54
55
   extern WORKING_AREA(wa_gps, 128);
56
57
   msg_t gps_com_thread(void *arg);
58
59
   extern WORKING_AREA(wa_air, 128);
60 msg_t air_com_thread(void *arg);
```

```
61
62
   extern WORKING_AREA(wa_sf, 128);
63
   msg_t sf_com_thread(void *arg);
64
65
   extern WORKING_AREA (wa_csp, 128);
66
   msg_t csp_adc_thread(void *arg);
67
68
   extern WORKING_AREA(wa_ahrs, 128);
   msg_t ahrs_com_thread(void *arg);
69
70
71 extern WORKING_AREA(wa_cdu, 128);
72 msg_t cdu_com_thread(void *arg);
73
74 extern WORKING_AREA(wa_sd, 128);
75 msg_t sd_save_thread(void *arg);
76
  #endif /* GLOBAL H */
77
```

```
/* global.c */
1
2 #include "ch.h"
3 #include "hal.h"
4 #include "global.h"
5 \#include "chsprintf.h"
6
7
8
9
                                        GPS THREAD
   WORKING_AREA (wa_gps, 128);
10
11 msg_t gps_com_thread(void * arg) {
12
   // GLOBAL OBJECT
13
14 Mailbox* mbox = (Mailbox *)arg;
15
   msg_t result;
16
   filebuffer_t *fileBufferP;
17
   // LOCAL OBJECT
18
19
20
   // INIT
21
   chRegSetThreadName("GPS");
22
   chThdSleepMilliseconds(FLAG_GPS*10);
23
   sdWrite(\&SD3, "GPS THREAD! \ r \ ", size of ("GPS THREAD! \ r \ "));
24
   // INFINITE LOOP
25
26
   while(TRUE) {
27
                result = chMBFetch(mbox, &fileBufferP, TIME_INFINITE);
28
                if (fileBufferP->t.flag == FLAG_GPS) out.gps[count]='G';
       } // end infinite loop
29
30
   return 0;
   } // end thread
31
32
33
34
                                       AIR THREAD
35
36
   WORKING_AREA(wa_air, 128);
37
   msg_t air_com_thread(void * arg) {
38
   // GLOBAL OBJECT
39
40
   Mailbox* mbox = (Mailbox *)arg;
41
   msg_t result;
```

```
42
    filebuffer_t *fileBufferP;
43
    // LOCAL OBJECT
44
45
    // INIT
46
    chRegSetThreadName("AIR");
47
    chThdSleepMilliseconds(FLAG_AIR*10);
48
    sdWrite(&SD3, "AIR THREAD!\r\n", sizeof("AIR THREAD!\r\n"));
49
50
    // INFINITE LOOP
51
52
    while(TRUE) {
53
                 result = chMBFetch(mbox, &fileBufferP, TIME_INFINITE);
                 if (fileBufferP->t.flag == FLAG_AIR) out.air [count] = 'R';
54
        } // end infinite loop
55
    return 0;
56
    } // end thread
57
58
59
60
61
                                          SF THREAD
62
    WORKING_AREA(wa_sf, 128);
63
    msg_t sf_com_thread(void * arg) {
64
65
    // GLOBAL OBJECT
66
67
    Mailbox* mbox = (Mailbox *)arg;
68
    msg_t result;
69
    filebuffer_t *fileBufferP;
70
71
    // LOCAL OBJECT
72
    // INIT
73
74 chRegSetThreadName("SF");
    chThdSleepMilliseconds(FLAG_SF *10);
75
    sdWrite(&SD3, "SF THREAD!\r\n", sizeof("SF THREAD!\r\n"));
76
77
    // INFINITE LOOP
78
    while(TRUE) {
79
                 result = chMBFetch(mbox, &fileBufferP, TIME_INFINITE);
80
81
                 if (fileBufferP->t.flag == FLAG_SF) out.sf[count]='S';
82
        } // end infinite loop
83
    return 0;
84
    } // end thread
85
86
87
                                          CSP THREAD
88
    WORKING_AREA(wa_csp, 128);
89
90
    msg_t csp_adc_thread(void * arg) {
91
    // GLOBAL OBJECT
92
93 Mailbox* mbox = (Mailbox *)arg;
94 msg_t result;
95
   filebuffer_t *fileBufferP;
96
97
    // LOCAL OBJECT
98
    // INIT
99
100 chRegSetThreadName("CSP");
    chThdSleepMilliseconds(FLAG_CSP*10);
101
    sdWrite(\&SD3, "CSP THREAD! \ r \ n", sizeof("CSP THREAD! \ r \ n"));
102
```

```
103
    // INFINITE LOOP
104
    while(TRUE) {
105
                result = chMBFetch(mbox, &fileBufferP, TIME_INFINITE);
106
                if (fileBufferP->t.flag == FLAG_CSP) out.csp[count]='C';
107
       } // end infinite loop
108
109
   return 0;
    } // end thread
110
111
112
113
                                         AHRS THREAD
114
115 WORKING_AREA(wa_ahrs, 128);
116 msg_t ahrs_com_thread(void * arg) {
117
   // GLOBAL OBJECT
118
119 Mailbox* mbox = (Mailbox *)arg;
120
   msg_t result;
   filebuffer_t *fileBufferP;
121
122
    // LOCAL OBJECT
123
124
    // INIT
125
126
    chRegSetThreadName("AHRS");
    chThdSleepMilliseconds(FLAG_AHRS *10);
127
    sdWrite(\&SD3, "AHRS THREAD! (r n", size of ("AHRS THREAD! (r n"));
128
129
130 // INFINITE LOOP
131 while(TRUE) {
132
                 result = chMBFetch(mbox, &fileBufferP, TIME_INFINITE);
133
                if (fileBufferP->t.flag == FLAG_AHRS) out.ahrs [count]='A';
134
       } // end infinite loop
135
    return 0;
    } // end thread
136
137
138
139
                                         CDU THREAD
140
141
   WORKING_AREA(wa_cdu, 128);
142
    msg_t cdu_com_thread(void * arg) {
143
144
    // GLOBAL OBJECT
145 Mailbox* mbox = (Mailbox *)arg;
146 msg_t result;
147 filebuffer_t *fileBufferP;
148
    // LOCAL OBJECT
149
150
151 // INIT
152 chRegSetThreadName("CDU");
153 chThdSleepMilliseconds(FLAG_CDU * 10);
154
    sdWrite(&SD3, "CDU THREAD!\r\n", sizeof("CDU THREAD!\r\n"));
155
   // INFINITE LOOP
156
157 while(TRUE) {
                 result = chMBFetch(mbox, &fileBufferP, TIME_INFINITE);
158
                 if (fileBufferP->t.flag == FLAG_CDU) out.cdu [count] = 'U';
159
160
        } // end infinite loop
    return 0;
161
162
    } // end thread
163
```

```
164
165
166
                                              SD THREAD
    WORKING_AREA (wa_sd , 128);
167
168
    msg_t sd_save_thread(void * arg) {
169
    // GLOBAL OBJECT
170
171 Mailbox* mbox = (Mailbox *)arg;
172 msg_t result;
173 filebuffer_t *fileBufferP;
174
175 // LOCAL OBJECT
176
    uint8_t i;
177
    // SETUP
178
     chRegSetThreadName( "SD" ) ;
179
     chThdSleepMilliseconds(FLAG_SD *10);
180
     sdWrite(&SD3, "SD THREAD!\r\n", sizeof("SD THREAD!\r\n"));
181
182
183
     // INFINITE LOOP
184
     while(TRUE) {
185
186
                   result = chMBFetch(mbox, &fileBufferP, TIME_INFINITE);
187
                   if(fileBufferP \rightarrow t.flag == FLAG_SD)
                        sdWrite(\&SD3, "\r\nAHRS ", sizeof("\r\nAHRS "));
188
189
                        sdWrite(\&SD3, out.ahrs, sizeof(out.ahrs));
                        sdWrite(\&SD3, "\r\nCSP ", sizeof("\r\nCSP "));
190
191
                        sdWrite(\&SD3, out.csp, sizeof(out.csp));
                        sdWrite(&SD3, "\r\nAIR ", sizeof("\r\nAIR "));
192
193
                        sdWrite(\&SD3, out.air, sizeof(out.air));
194
                        sdWrite(\&SD3, "\r\nSF ", sizeof("\r\nSF
                                                                            "));
                        sdWrite(&SD3, out.sf, sizeof(out.sf));
195
                        sdWrite(&SD3, "\r\nGPS ", sizeof("\r\nGPS "));
196
197
                        \mathbf{sdWrite}(\&\,\texttt{SD3}\;,\;\;\texttt{out.gps}\;,\;\;\;\texttt{sizeof}\;(\,\texttt{out.gps}\;)\;)\;;
                        sdWrite(\&SD3, "\r\nCDU ", sizeof("\r\nCDU "));
198
                        \mathbf{sdWrite}(\&\, \texttt{SD3}\;,\;\; \texttt{out.cdu}\;,\;\; \underbrace{si\,z\,e\,o\,f}(\,\texttt{out.cdu}\;)\;)\;;
199
                        sdWrite(\&SD3, "\r\nEND\r\n", sizeof("\r\nEND\r\n"));
200
                        for (i=0; i<101; i++){
201
                             out.ahrs[i]='_';
out.air[i]='_';
202
203
                                           -;
204
                             out.cdu[i]= '
205
                             out.csp[i]= '
                                           __;
                             \verb"out.gps[i]='\_';
206
                             \verb"out.sf[i]='\_';
207
208
                        }
209
                   }
210
          } // end infinite loop
211
     return 0;
     } // end thread
212
```

1 #include "ch.h"

IC Driver source code

```
2 \# include "hal.h"
3
4 uint8_t last_overflow=0;
5
   icucnt_t last_width , last_period;
6
7
   static void icuwidthcb(ICUDriver *icup) {
    last_width = icuGetWidth(icup);
8
   }
9
10
11
    static void icuperiodcb(ICUDriver *icup) {
12
     last_period = icuGetPeriod(icup);
13
      last_overflow = 0;
14
   }
15
16
    static void icuoverflowcb(ICUDriver *icup) {
17
     last_overflow = 1;
18
   }
19
20
   static ICUConfig icucfg = {
21
   ICU_INPUT_ACTIVE_HIGH ,
22
     100000,
                                  /* 100kHz ICU clock frequency x10usec !!! */
23
     icuwidthcb ,
     icuperiodcb ,
24
     icuoverflowcb,
25
      ICU_CHANNEL_2
26
27
   };
28
    /* Application entry point. */
29
   int main(void) {
30
31
      BaseSequentialStream * chp;
32
33
34
      halInit();
35
      chSysInit();
36
37
      /* Activates the serial driver 3 using the driver default configuration.
38
       * PD8(TX) and PD9(RX) are routed to USART3. */
39
      sdStart(&SD3, NULL);
      \mathbf{palSetPadMode}(\texttt{GPIOD}\;,\;\; 8\;,\;\;\texttt{PAL_MODE_ALTERNATE}\;(\;7\;)\;)\;;
40
      palSetPadMode(GPIOD, 9, PAL_MODE_ALTERNATE(7));
41
      chp=&SD3;
42
43
      /* Initializes ICU driver 4.
44
45
       * TIM4 ETR GPIOE0
46
       * TIM4 CH2 GPIOD13 is the ICU input (pin D16). */
47
      /* Enables ICU */
48
      palSetPadMode(GPIOE, 0, PAL_MODE_ALTERNATE(1));
49
50
      icuStart(&ICUD4, &icucfg);
      palSetPadMode(GPIOD, 13, PAL_MODE_ALTERNATE(2));
51
      \mathbf{icuEnable}(\& \texttt{ICUD4}) ; \\
52
53
54
      while (TRUE) {
          chprintf(chp, "period=%d usec overflow=%d r/n", last_period*10, last_overflow);
55
56
          chThdSleepMilliseconds(200);
```

57		}		
58		return	0;	
59	}			

CAN Driver source code

```
1 #include "ch.h"
   #include "hal.h"
2
3
   /* Internal loopback mode, 500KBaud, automatic wakeup, automatic recover
4
5
    * from abort mode.
6
   * See section 22.7.7 on the STM32 reference manual. */
7
   static const CANConfig cancfg = {
     CAN_MCR_ABOM | CAN_MCR_AWUM | CAN_MCR_TXFP ,
8
     CAN_BTR_LBKM | CAN_BTR_SJW(0) | CAN_BTR_TS2(1) |
9
     CAN_BTR_TS1(8) | CAN_BTR_BRP(6),
10
11
      0,
12
      NULL
13
   };
14
    /* Receiver thread. */
15
   static WORKING_AREA(can_rx_wa, 256);
16
17
    static msg_t can_rx(void *p) {
18
      EventListener el;
19
      CANRxFrame rxmsg;
20
21
      (void)p;
22
      chRegSetThreadName("receiver");
23
      chEvtRegister(&CAND1.rxfull_event, &el, 0);
24
      while(!chThdShouldTerminate()) {
        if (chEvtWaitAnyTimeout(ALL_EVENTS, MS2ST(100)) == 0)
25
26
          continue;
27
        while (canReceive(&CAND1, &rxmsg, TIME_IMMEDIATE) == RDY_OK) {
          /* Process message.*/
28
          {\bf palTogglePad}({\tt GPIOC}\;,\;\;{\tt GPIOC\_LED}\;)\;;
29
        }
30
      }
31
      {\bf chEvtUnregister}(\&\texttt{CAND1.rxfull_event}\;,\;\;\&\texttt{el}\;)\;;
32
33
      return 0;
34
   }
35
36
   /* Transmitter thread. */
37
    static WORKING_AREA(can_tx_wa, 256);
38
    static msg_t can_tx(void * p) {
     CANTxFrame txmsg;
39
40
      (void)p;
41
      chRegSetThreadName("transmitter");
42
43
      txmsg.IDE = CAN_IDE_EXT;
44
      txmsg.EID = 0x01234567;
45
      txmsg.RTR = CAN_RTR_DATA;
      txmsg.DLC = 8;
46
      txmsg.data32[0] = 0x55AA55AA;
47
48
      txmsg.data32[1] = 0x00FF00FF;
49
      while (!chThdShouldTerminate()) {
50
        canTransmit(&CAND1, &txmsg, MS2ST(100));
51
        chThdSleepMilliseconds(500);
52
      }
53
54
      return 0;
55
    }
56
```

```
/* Application entry point. */
57
    int main(void) {
58
59
      halInit();
60
      chSysInit();
61
62
      /* Activates the CAN driver 1. */
63
      canStart(&CAND1 , &cancfg);
64
65
      /* Starting the transmitter and receiver threads. */
66
67
      chThdCreateStatic(can_rx_wa, sizeof(can_rx_wa), NORMALPRIO + 7, can_rx, NULL);
      \mathbf{chThdCreateStatic} (\texttt{can_tx\_wa}, \texttt{sizeof}(\texttt{can\_tx\_wa}), \texttt{NORMALPRIO} + 7, \texttt{can\_tx}, \texttt{NULL});
68
69
      /* Normal main() thread activity, in this demo it does nothing. \ast/
70
71
      while (TRUE) {
        chThdSleepMilliseconds(500);
72
73
      }
74
      return 0;
75
    }
```

I²C Driver source code

```
1 #include "ch.h"
 2 \# include "hal.h"
 3 #include "chprintf.h"
 4
 5 // IDG3205 3D rate gyro
 6 #define GYRO RX DEPTH 6
 7 #define GYRO TX DEPTH 2
 8 #define GYRO ON
                                                               0 \ge 53
 9 #define GYRO ZERO
                                                               0 \times 52
10 #define GYRO REC
                                                               0 \times 52
       #define steps per deg slow 40
11
       #define steps_per_deg_fast 4
12
13
       msg_t status = RDY_OK;
14
       systime_t tmo = MS2ST(20);
15
16
                                                                                             //three axes
17
        int16_t yaw, pitch, roll;
        int16_t yaw0=0, pitch0=0, roll0=0; // \text{calibration zeroes}
18
19
20
        void wmpOn(void){
21
          //send 0x04 to address 0xFE to activate IDG3205
22
            uint8_t txbuf [GYR0_TX_DEPTH];
23
           uint8_t rxbuf [GYRO_RX_DEPTH];
            \texttt{txbuf}[0] = 0 \texttt{xFE};
                                                                                 /* register address */
24
            txbuf[1] = 0x04;
25
26
            i2cAcquireBus(\&I2CD2);
27
             status = i2cMasterTransmitTimeout(&I2CD2, GYRO_ON, txbuf, GYRO_TX_DEPTH, rxbuf, 0, \leftarrow
                      tmo):
            i2cReleaseBus(\&I2CD2);
28
        }
29
30
31
        void receiveData(void){
32
                 uint8_t rxbuf[GYR0_RX_DEPTH];
33
                    //send zero before each request
34
                     //request the six bytes from IDG3205
35
                    i2cAcquireBus(&I2CD2);
                    \texttt{status} = \texttt{i2cMasterTransmitTimeout}(\& \texttt{I2CD2} \ , \ \texttt{GYR0}_\texttt{REC} \ , \ \texttt{0x00} \ , \ 1 \ , \ \texttt{rxbuf} \ , \ 6 \ , \ \texttt{tmo} \ ) \ ;
36
37
                    i2cReleaseBus(\&I2CD2);
38
39
              if ( ((rxbuf[3] \& (1 << 1)) >> 1) == 1) yaw = (((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / \leftrightarrow 3 = (((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / \leftrightarrow 3 = (((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] >> 2) << 8) + rxbuf[0] - yaw0) / ((rxbuf[3] - yaw0) / ((
                      steps_per_deg_slow;
             else yaw = (((rxbuf[3] > 2) < < 8)+rxbuf[0] - yaw0)/steps_per_deg_fast;
40
41
             if((rxbuf[3] & (1 << 0)) == 1) pitch = (((rxbuf[4] >> 2) << 8) + rxbuf[1] - pitch0)/ \leftrightarrow
                      steps_per_deg_slow;
42
             else pitch=(((rxbuf[4]>>2)<<8)+rxbuf[1]-pitch0)/steps_per_deg_fast;
             if (((rxbuf [4] & (1<<1))>>1) == 1) roll=(((rxbuf [5]>>2)<<8)+rxbuf [2] - roll0)/↔
43
                      steps_per_deg_slow;
44
             else roll = (((rxbuf [5] > 2) < <8) + rxbuf [2] - rollo) / steps_per_deg_fast;
        }
45
46
47
        void calibrateZeroes(void) {
                 uint8_t i;
48
                 uint8_t data[GYRO_RX_DEPTH];
49
50
51
             for (i=0; i<10; i++)
52
                     i2cAcquireBus(\&I2CD2);
```

```
status=i2cMasterTransmitTimeout(&I2CD2, GYR0_REC, 0x00, 1, data, 6, tmo);
53
                        i2cReleaseBus(&I2CD2);
54
                    \verb|yaw0+=(((\texttt{data}[3]>>2)<<8)+\texttt{data}[0])/10; //average 10 readings for each zero and the second s
55
                    pitch0 += (((data[4] >> 2) << 8) + data[1]) / 10;
56
                    roll0+=(((data[5]>>2)<<8)+data[2])/10;
57
                    chThdSleepMilliseconds(5);
58
59
                    }
60
         }
61
62
         static const I2CConfig i2cfg1 = { OPMODE_I2C, 400000, FAST_DUTY_CYCLE_2 };
63
64
65
         int main(void) {
66
67
               BaseSequentialStream * chp;
68
               halInit();
69
               chSysInit();
70
71
72
               /* Activates the serial driver 3 using the driver default configuration.
73
                * PD8(TX) and PD9(RX) are routed to USART3. */
               sdStart(&SD3, NULL);
74
              palSetPadMode(GPIOD, 8, PAL_MODE_ALTERNATE(7));
75
76
              palSetPadMode(GPIOD, 9, PAL_MODE_ALTERNATE(7));
77
               chp=&SD3;
78
               /* Starts I2C2 PF0=SDA
79
                                                                              PF1=SCL */
80
81
              i2cStart(\&I2CD2, \&i2cfg1);
              palSetPadMode(GPIOF, 0, PAL_MODE_ALTERNATE(4) | PAL_STM32_OTYPE_OPENDRAIN);
82
                                                                                                                                                                                                                         /* SDA ↔
                        */
              palSetPadMode(GPIOF, 1, PAL_MODE_ALTERNATE(4) | PAL_STM32_OTYPE_OPENDRAIN);
                                                                                                                                                                                                                         /* SCL \leftrightarrow
83
                        */
84
               chThdSleepMilliseconds(100);
85
86
               wmpOn();
               chThdSleepMilliseconds(2000);
87
88
               // calibration
89
90
               calibrateZeroes();
91
               chprintf(chp, "\n\n\r \%d \%d \%d \r\n", yaw0, pitch0, roll0);
92
93
               while (TRUE) {
94
                        receiveData();
                         95
96
                         chThdSleepMilliseconds(50);
97
              }
               return 0;
98
99
         }
```

Appendix C (ChibiStudio)

ChibiStudio components are:

- Eclipse Juno 4.2 classic (http://www.eclipse.org) with the following optional components installed:
 - Eclipse CDT 8.1.0.
 - C/C++ GDB Hardware Debugging 7.0.0.
 - Eclipse XML Editors and Tools 3.4.0.
 - Target Management Terminal 3.3.0.
 - Serial Connector plugin (http://rxtx.qbang.org/eclipse).
 - ChibiOS/RT debug plugin 1.0.8.
 - ChibiOS/RT configuration plugin 1.1.0.
 - Embedded Systems Register View plugin 0.2.1.90 (http://sourceforge.net/projects/embsysregview/).
 - $\ {\rm GCC\ ARM\ toolchain\ gcc-arm-none-eabi-4_6-2012q2-20120614\ (https://launchpad.net/gcc-arm-embedded).}$
 - OpenOCD 0.6.0 (http://openocd.sourceforge.net).
 - ChibiOS/RT 2.5.0.

Appendix D (Software Upgrade Procedures)

JTAG

The first step towards the realization of a project involving the use of a microcontroller requires the setup of the ToolChain and the JTAG debugger. After checking that the devices are properly recognized by the operating system, it's possible to create a new project.

Procedure:

- 1. Copy an existing demo for STM32E407 to workspace and rename the folder (es. demo_0)
- 2. In ChibiStudio File \rightarrow New \rightarrow Makefile Project with Existing Code \rightarrow Browse \rightarrow select demo 0 folder. Now the folder is shown in the Project Explorer.
- 3. Right click on the folder \rightarrow Clean Project
- 4. Open Makefile and verify the statement "# Imported source files and paths" CHIBIOS = .. /.. / Chibios
- 5. Link ChibiOS folder to the project: File \rightarrow new \rightarrow folder \rightarrow Advanced \rightarrow Link to alternate location (Linked Folder) Browse \rightarrow ./ChibiStudio/ChibiOS/os \rightarrow OK
- 6. Link board folder to the project: File \rightarrow new \rightarrow folder \rightarrow Advanced \rightarrow Link to alternate location (Linked Folder) Browse \rightarrow ./ChibiStudio/ChibiOS/boards \rightarrow OK
- 7. Properly set the Eclipse indexer: Project → Properties → C/C++ Build → Discovery Option select "Automate discovery of path and symbols", select "GCC per project scanner info profile".

This first demo has the aim of verifying the hardware so a simple blinking thread is fit for purpose.

```
#include "ch.h"
1
   #include "hal.h"
2
3
4
   /* Application entry point. */
5
   int main(void) {
6
7
8
      halInit();
      chSysInit();
9
10
      while (TRUE) {
11
          palTogglePad(GPIOC, GPIOC_LED);
12
13
          chThdSleepMilliseconds(1000);
```

14 15 }

}

Press Ctrl+b to build the project, "if all has gone well" in the Console a "Done" message will shown.

Procedure to create a new "External Toll Configuration":

- 1. Run \rightarrow External Toll \rightarrow External Tool Configuration \rightarrow New launch configuration
- 2. In the Main window:
 - Name: OpenOCD 0.6 on Olimex Arm-Usb-Tiny-H (prompts for .cfg target configuration)
 - Location: ${\rm eclipse_home}../tools/openocd/bin/openocd$
 - Working Directory: \${workspace_loc:/ARMCM4-STM32F407-LWIP-FATFS-USB}
 - Arguments: -c "telnet_port 4444" -f "interface/olimex-arm-usb-tiny-h.cfg" -f "\${file_prompt:Select target configuration file:\${workspace_loc}/../tools/openocd/openocd/scripts/target/stm32f4x.cfg}"
 - Apply and Close

Procedure to create a new "Debug Configuration":

- 1. Run \rightarrow Debug Configurations \rightarrow GDB Hardware debugging \rightarrow New launch configuration
- 2. In the Main window:
 - Name: OLIMEX-STM32E407_demo_0 (OpenOCD, Flash and Run)
 - C/C++ Application: ./build/ch.elf
 - Project: demo 0 (browse)
 - Built configuration: default
- 3. In the Debugger window:
 - GDB command: arm-none-eabi-gdb
 - Remote target: Use remote target, JTAG device generic TCP/IP, localhost, 3333
- 4. In the Startup window:
 - Reset and delay second: 1
 - Halt: no halt
 - Script:

```
1
   set remote timeout
                       20
2
   monitor reset init
3
   monitor sleep 200
   monitor halt 2000
4
   monitor sleep 200\,
5
   monitor flash write_image erase ${project_loc}/build/ch.bin 0x08000000 bin
6
   monitor sleep 200
7
8
   monitor reset init
```

- Load image: no image
- \bullet load symbols: use project binary \rightarrow build/ch.elf
- Apply and Close

After setup the hardware, it's possible to switch Eclipse in *Debug Mode;* Run External Configuration and select OpenOCD 0.6 on Olimex Arm-Usb-Tiny-H (prompts for .cfg target configuration); Debug and select OLIMEX-STM32E407_demo_0 (OpenOCD, Flash and Run). Now the project is loaded in the microcontroller. This procedure is considered to be well-founded, therefore, will be omitted from future demos.

UART

Once Mnemosine MK IV is complete, it is necessary the capability to update the software without accessing to the inner debugging pins. This is done by using the USART port 3 that is normally connected to the CDU. Below is minutely described the procedure to accomplish this task.

Hardware required: OLIMEX-STM32E407, any USB-TTL cable converter $% \mathcal{A} = \mathcal{A$

Hardware required: binary file (ex. ch.
bin), STMicroelect
tronics Flash Loader Demonstrator 1

- 1. Setting up the board for system memory boot: BOOT0=1 & BOOT $1=0^{-2}$ it is foreseen that there is an explicit protected switch outside the Mnemosine's case.
- 2. Connect the USB-TTL converter to the computer and to the port of Mnemosine's CDU.
- 3. Run Flash Loader Demonstrator and follow the images.

STMicroelectronics					
	Select the communication port and set settings, then click next to open connection.				
Г	Common for all families				
	UART				
	Port Name	СОМ5 💌	Parity	Even	-
	Baud Rate	115200 💌	Echo	Disabled	t 💌
	Data Bits	8 🔻	Timeout(s)	10	•
	Flow Control		RTS ON DTR ON		DFF
	If Flow control is active, By default DTR & RTS are ON				
		Back Nex	dt Car	ncel	Close

Figure 5.2: Flash Loader Demonstrator 1

 $[\]label{eq:main_stm3_stm3_flash_loader_demo.zip&can=2&q= April 4, 2013 \\ \end{tabular}$

²See figure 2.1

STMicroelectronics				
8	Target is readable. Please click "Next" to proceed.			
			Rem	ove protection
	Back	Next	Cancel	Close

Figure 5.3: Flash Loader Demonstrator 2

STMicroelectronics					
Please, sel	Please, select your device in the target list				
Target PID (h) BID (h)	STM32F4_512K 0413 3.1	9		•	
Version Flash mapp	, 3.1 ing				
Name	Start addres	s End address	Size		
Page0 Page1 Page2 Page3 Page4 Page5 Page6 Page7	0x 800000 0x 8004000 0x 8008000 0x 800C000 0x 8010000 0x 8020000 0x 8020000 0x 8040000 0x 8060000	0× 8003FFF 0× 8007FFF 0× 800BFFF 0× 801FFFF 0× 803FFFF 0× 803FFFF 0× 805FFFF 0× 807FFFF	0x4000 (16K) 0x4000 (16K) 0x4000 (16K) 0x4000 (16K) 0x10000 (64 0x20000 (12 0x20000 (12		
	Back	Next	Cancel	Close	

Figure 5.4: Flash Loader Demonstrator 3

STMicroelectronics						
C Erase						
C All C Selection						
Download to device Download from file						
C:\Documents and Settings\Federico\Desktop\build\ch.bin						
📀 Erase necessary pages 🕜 No Erase 🔗 Global Erase	•					
@ (h) 8000000 ▼ ✓ Jump to the user program □ Optimize (Remove some FFs) ✓ Verify after download	 (a) (b) 8000000 ▼ Jump to the user program □ Optimize (Bemove some FFs) ✓ Verifu after download 					
Apply option bytes						
C Upload from device Upload to file						
с						
ENABLE READ PROTECTION V						
Back Next Cancel Clos	se					

Figure 5.5: Flash Loader Demonstrator 4

STMicroelectronics				
Target	STM32F4_512K			
Map file	STM32F4_512K.STmap			
Operation	DOWNLOAD			
File name	C:\Documents and Settings\Federico\Desktop\build\ch.bin			
-	40.00 KB (400401			
File size Status	13.62 KB (13948 bytes) 13.62 KB (13948 bytes) of 13.62 KB (13948 bytes)			
Time	0:00:04			
Download operation finished successfully				
	Back Next	Cancel	Close	

Figure 5.6: Flash Loader Demonstrator 5