This doctoral thesis investigates several challenges introduced by the industrial transition toward 300 mm wafer manufacturing for next-generation power devices, with particular focus on Insulated Gate Bipolar Transistors (IGBTs). The increase in wafer size has led to an intensification of mechanical deformation phenomena, which can compromise the structural integrity and reliability of the device, as well as to the introduction of new materials and process steps that generate additional manufacturing challenges. The research addresses these issues through a multiscale strategy that combines numerical modeling and experimental characterization of thin films and interfaces. In the first part of the study, a finite element analysis (FEA) methodology was developed to accurately predict wafer warpage induced by thin-film deposition during selected IGBT manufacturing steps. Such mechanical deformation can assume asymmetric shapes, such as saddle-like curvature, driven by the presence of a regular pattern of high-aspect-ratio trenches covering the entire wafer surface. By comparing a “discrete trench method” with a homogenization approach, it was demonstrated that the inclusion of intrinsic residual stresses is essential to achieve good agreement between simulations and experimental data. These models aim to provide a predictive tool of significant interest for the optimization of industrial design and to reduce costly and time-consuming empirical approaches. In parallel, the study focused on the mechanical properties of IGBT coating materials, namely the silicon nitride (SiNx) passivation layer and polybenzoxazole (PBO), a di electric polymer overcoat. A systematic characterization of three PECVD-synthesized SiNx thin films was carried out, investigating how stoichiometric variations affect frac ture toughness and residual stress development. In addition, adhesion at the interface between silicon nitride and PBO was studied as a function of substrate (SiNx) surface treatments and environmental parameters. The results highlight the critical role of sur face treatments and ambient humidity in delamination mechanisms, providing guidelines for improving the long-term reliability of protective coatings. In conclusion, this thesis proposes an integrated approach that combines materials science and process engineering to address key challenges associated with the transition to 300 mm wafers, tailored to specific industrial needs in the microelectronics sector.
Il presente lavoro di tesi di dottorato analizza alcune sfide critiche introdotte dalla tran sizione industriale verso la produzione su wafer da 300 mm per i dispositivi di potenza di nuova generazione, con particolare riferimento agli Insulated Gate Bipolar Transistors (IGBT). L’aumento delle dimensioni dei wafer ha infatti portato a un’intensificazione dei fenomeni di deformazione meccanica, che possono compromettere l’integrità strutturale e l’affidabilità dei dispositivi, e all’implemento di nuovi materiali e step di produzione da cui possono originare ulteriori sfide procedurali. La ricerca affronta queste problematiche at traverso una strategia multi-scala che combina modellazione numerica e caratterizzazione sperimentale di film sottili e interfacce. Nella prima parte della ricerca, è stata sviluppata una metodologia di simulazione agli elementi finiti (FEA) per predire accuratamente l’imbarcamento dei wafer, indotto dalla deposizione di film sottili in alcuni step di produzione dell’IGBT. Tale deformazione mec canica assume infatti forme asimmetriche, ad esempio a sella, indotte dalla presenza di un pattern regolare di trincee con rapporti di forma piuttosto elevati che ricopre l’intera su perfice dei wafer. Attraverso il confronto tra un "metodo a trincee discrete" e un metodo di omogeneizzazione, è stato dimostrato come l’inclusione degli stress residui intrinseci sia essenziale per la fedeltà del modello rispetto ai dati sperimentali. Questi modelli cercano di introdurre uno strumento predittivo di grande interesse per l’ottimizzazione del design industriale e la riduzione di approcci empirici costosi in termini di tempo e denaro. Parallelamente, lo studio si è concentrato sulle proprietà meccaniche dei materiali di rivestimento dell’IGBT, ovvero il film di passivazione di nitruro di silicio (SiNx) e il polybenzoxazolo (PBO), un polimero dielettrico di ricoprimento. È stata condotta una caratterizzazione sistematica di tre film sottili di SiNx, depositati tramite PECVD, anal izzando come le variazioni stechiometriche influenzino la tenacità a frattura e lo sviluppo dello stress residuo. Inoltre, è stata indagata l’adesione all’interfaccia tra il nitruro di sili cio e il PBO al variare dei trattamenti superficiali del substrato (il SiNx) e dei parametri ambientali. I risultati evidenziano il ruolo determinante dei trattamenti superficiali e dell’umidità ambientale nei meccanismi di delaminazione, fornendo alcune linee guida per migliorare l’affidabilità a lungo termine dei coating protettivi. In conclusione, questa tesi propone un approccio integrato che unisce scienza dei ma teriali e ingegneria di processo, per offrire soluzioni ad alcune problematiche legate alla transizione verso i 300 mm dei wafer applicate a specifiche necessità aziendali nel settore della microelettronica.
Advanced characterization and modeling of coatings and inter- faces for next-generation power semiconductor devices
SABATINI, FILIPPO
2025/2026
Abstract
This doctoral thesis investigates several challenges introduced by the industrial transition toward 300 mm wafer manufacturing for next-generation power devices, with particular focus on Insulated Gate Bipolar Transistors (IGBTs). The increase in wafer size has led to an intensification of mechanical deformation phenomena, which can compromise the structural integrity and reliability of the device, as well as to the introduction of new materials and process steps that generate additional manufacturing challenges. The research addresses these issues through a multiscale strategy that combines numerical modeling and experimental characterization of thin films and interfaces. In the first part of the study, a finite element analysis (FEA) methodology was developed to accurately predict wafer warpage induced by thin-film deposition during selected IGBT manufacturing steps. Such mechanical deformation can assume asymmetric shapes, such as saddle-like curvature, driven by the presence of a regular pattern of high-aspect-ratio trenches covering the entire wafer surface. By comparing a “discrete trench method” with a homogenization approach, it was demonstrated that the inclusion of intrinsic residual stresses is essential to achieve good agreement between simulations and experimental data. These models aim to provide a predictive tool of significant interest for the optimization of industrial design and to reduce costly and time-consuming empirical approaches. In parallel, the study focused on the mechanical properties of IGBT coating materials, namely the silicon nitride (SiNx) passivation layer and polybenzoxazole (PBO), a di electric polymer overcoat. A systematic characterization of three PECVD-synthesized SiNx thin films was carried out, investigating how stoichiometric variations affect frac ture toughness and residual stress development. In addition, adhesion at the interface between silicon nitride and PBO was studied as a function of substrate (SiNx) surface treatments and environmental parameters. The results highlight the critical role of sur face treatments and ambient humidity in delamination mechanisms, providing guidelines for improving the long-term reliability of protective coatings. In conclusion, this thesis proposes an integrated approach that combines materials science and process engineering to address key challenges associated with the transition to 300 mm wafers, tailored to specific industrial needs in the microelectronics sector.| File | Dimensione | Formato | |
|---|---|---|---|
|
PhD_Thesis_Sabatini.pdf
accessibile in internet per tutti
Descrizione: Sabatini PhD Thesis Manuscript: Advanced Characterization and Modeling of Coatings and Interfaces for next-Generation Power Semiconductor Devices.
Dimensione
20.82 MB
Formato
Adobe PDF
|
20.82 MB | Adobe PDF | Visualizza/Apri |
I documenti in POLITesi sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/10589/255797