This thesis investigates the potential of the Hardware-in-the-Loop (HIL) approach for the development and validation of models dedicated to power electronics applications. In particular, the work focuses on the detailed analysis of a widely adopted high-efficiency AC–DC converter topology known as the Totem-Pole converter. The topology is thoroughly examined, mathematically modeled, and subsequently implemented on an STMicroelectronics development platform included in the STEVAL-HILE1G4K1 reference kit. The kit consists of two boards: the first is used to emulate the reference power converter model, while the second operates as the controller, executing the regulation algorithms required for the converter under investigation. The thesis will therefore begin with a careful analysis of the initial choices made, the reasons for using this approach, and the actual advantages and difficulties of undertaking this work. Special attention will be paid to a detailed description of the modeling tools used and the various implementation steps, in order to obtain clear and transparent results. The developed model is then validated by executing the theoretical converter model on the HIL board and interfacing it with the control firmware used in the STEVAL-7BIDIRCB product. This firmware generates the actual control signals that would be applied to drive the physical converter topology. Such an approach enables a comprehensive assessment of the proposed model and provides a practical demonstration of its correct operation within a realistic control environment. The ultimate goal of this thesis is the development of a computationally efficient and highly accurate digital model of a power electronic converter, capable of faithfully reproducing the behavior of the corresponding analog system even at high switching frequencies, while leveraging a low-cost microcontroller as the emulation platform.
In questa tesi andrò a discutere le potenzialità dell'Hardware In the Loop anche detto HIL per lo sviluppo di modelli dedicati all'elettronica di potenza. In particolare andrò a descrivere nel dettaglio una topologia comunemente utilizzata per i convertitori AC-DC di potenza chiamata Totem Pole. Questa topologia verrà quindi analizzata nel dettaglio, modellizzata e poi implementata in una board sviluppata da STMicroelectronics presente nel KIT di riferimento STEVAL-HILE1G4K1. All'interno di questo KIT sono presenti due board, dove una servirà per andare ad emulare il la topologia di riferimento mentre la seconda verrà utilizzata come controllo regolatore della topologia in esame. La tesi quindi inizierà con un'attenta analisi delle scelte iniziali adottate, del perché si va ad utilizzare questo approccio e degli effettivi vantaggi e difficoltà che porta il dedicarsi a questo lavoro. Si farà particolare attenzione alla descrizione dettagliata degli strumenti utilizzati per la modellizzazione e dei vari step di implementazione al fine di ottenere risultati chiari e trasparenti. Si concluderà quindi con la validazione eseguendo sulla HIL board del KIT il modello teorico del convertitore realizzato interfacciato con il firmware di controllo utilizzato nel prodotto STEVAL-7BIDIRCB che presenta i segnali fisici effettivamente forniti per pilotare la topologia. In questo modo si otterrà un quadro completo della modellizzazione giungendo alla dimostrazione pratica del funzionamento. L'obiettivo finale di questa Tesi è quello di andare a creare un modello digitale di un circuito di potenza molto rapido in termini computazionali, altamente fedele tale da descrivere il circuito analogico anche ad alta frequenza ed andando ad utilizzare un microcontrollore a basso costo come board di emulazione. Emulazione Digitale, Hardware In the Loop (HIL), Model Based Design (MBD)
Real-time emulation of a power converter using microcontroller-based system
SALBEGO, GIULIO
2025/2026
Abstract
This thesis investigates the potential of the Hardware-in-the-Loop (HIL) approach for the development and validation of models dedicated to power electronics applications. In particular, the work focuses on the detailed analysis of a widely adopted high-efficiency AC–DC converter topology known as the Totem-Pole converter. The topology is thoroughly examined, mathematically modeled, and subsequently implemented on an STMicroelectronics development platform included in the STEVAL-HILE1G4K1 reference kit. The kit consists of two boards: the first is used to emulate the reference power converter model, while the second operates as the controller, executing the regulation algorithms required for the converter under investigation. The thesis will therefore begin with a careful analysis of the initial choices made, the reasons for using this approach, and the actual advantages and difficulties of undertaking this work. Special attention will be paid to a detailed description of the modeling tools used and the various implementation steps, in order to obtain clear and transparent results. The developed model is then validated by executing the theoretical converter model on the HIL board and interfacing it with the control firmware used in the STEVAL-7BIDIRCB product. This firmware generates the actual control signals that would be applied to drive the physical converter topology. Such an approach enables a comprehensive assessment of the proposed model and provides a practical demonstration of its correct operation within a realistic control environment. The ultimate goal of this thesis is the development of a computationally efficient and highly accurate digital model of a power electronic converter, capable of faithfully reproducing the behavior of the corresponding analog system even at high switching frequencies, while leveraging a low-cost microcontroller as the emulation platform.| File | Dimensione | Formato | |
|---|---|---|---|
|
TESI___Salbego_Giulio.pdf
accessibile in internet per tutti
Descrizione: Master Thesis
Dimensione
11.47 MB
Formato
Adobe PDF
|
11.47 MB | Adobe PDF | Visualizza/Apri |
|
Executive_Summary_Master_Thesis___Salbego_Giulio.pdf
accessibile in internet per tutti
Descrizione: Executive Summary Thesis
Dimensione
5.72 MB
Formato
Adobe PDF
|
5.72 MB | Adobe PDF | Visualizza/Apri |
I documenti in POLITesi sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/10589/261032