Sfoglia per Relatore
Mostrati risultati da 1 a 6 di 6
Analysis and design of a power-efficient reference buffer using a power-gating technique for low-jitter phase-locked-Loops in 28nm CMOS technology
2024/2025 Terranova, Christian Giuseppe
Analysis and design of high-perfomance crystal oscillators for low-jitter phase-locked loops in 28 nm CMOS technology
2024/2025 Diana, Diego
Design of a low-voltage inverse Class-D power amplifier for enhanced data-rate bluetooth digital polar transmitters in 28nm CMOS technology
2024/2025 Frisone, Sara
Design of an inductorless power-gating multiplying delay-locked-loop in 28nm CMOS technology
2023/2024 Trotta, Giovanni Rocco
Design of an X-band variable gain amplifier and power amplifier in 28-CMOS for a phased array transmitter
2024/2025 TISSINO, DAVIDE
A power-efficient digital-to-time converter for high-performance phase-locked-loops in 28nm CMOS
2023/2024 Fagotti, Damiano
Mostrati risultati da 1 a 6 di 6
Legenda icone accesso al fulltext
- File accessibili da tutti
- File accessibili dagli utenti autorizzati
- File accessibili da tutti o solo dagli utenti autorizzati, a partire dalla la data indicata nella scheda
- File non accessibili