Sfoglia per Relatore
A study of phase noise in class C oscillator with a novel extension of the Groszkowski's result.
2018/2019 BUCCOLERI, FRANCESCO
Analysis and minimization of flicker noise up-conversion in radio frequency LC-tuned oscillators
PEPE, FEDERICO
Analysis of a fast-locking scheme for a high performance DPLL at 10GHz with improved disturb robustness
2022/2023 Tombolan, Giacomo
Characterization and modeling of chalcogenide alloys stoichiometric stability during phase change memory operation
CRESPI, LUCA
Characterization of a 14 GHz PLL-based LO phase shifter for integrated phased arrays
2019/2020 LODA, DANIELE
Design and verification of an ultra-low power voltage reference circuit using CMOS transistors
2018/2019 BALABAN, KAAN
Design of a 10 bit quantizer for a 800 MHz/2 Gsps time-interleaving VCO-based A/D converter in 28nm CMOS technology
2018/2019 MUZI, RAFFAELLO
Design of a high efficiency wideband phase modulator for wireless systems
MARZIN, GIOVANNI
Design of a voltage regulator for a broad band ADC
2020/2021 BOULOS, SAMAR
Design of an oversampling phase detector based on capacitor recycling technique in 28 nm CMOS technology
2022/2023 FERRERO, GIACOMO
Design of low-jitter multiphase clock and timing circuits for time-interleaved ADCs
2019/2020 Scaletti, Lorenzo
Digital to time converter ad elevata linearità per applicazioni BLE in tecnologia CMOS 28nm
2021/2022 Rossoni, Michele
Digitally assisted frequency synthesizers and data converters for wide-band radio systems
2021/2022 Parisi, Angelo
Dynamic bias and jitter reduction in a highly linear Digital-to-Time Converter for digital PLLs in 28nm CMOS technology
2022/2023 Salvi, Pietro
Evoluzione in ciclatura di memorie a cambiamento di fase
2009/2010 RHO, VALERIA
Front end a basso consumo per l'acquisizione e la digitalizzazione di segnali neuronali
2011/2012 BRENNA, STEFANO
Graphene FET large signal modeling for analog circuit design
2013/2014 LO MUZZO, VALERIO
High efficiency, low noise class-C LC-tuned CMOS VCO design in 28nm FDSOI technology
2017/2018 PARISI, ANGELO
High quality wafer scale CVD graphene on thin films
2013/2014 GRACHOVA, YELENA
A highly-reconfigurable and low-power Time-to-Digital Converter for Bluetooth Low Energy Phase-Locked Loops in 22nm CMOS
2022/2023 Moleri, Riccardo
Legenda icone accesso al fulltext
- File accessibili da tutti
- File accessibili dagli utenti autorizzati
- File accessibili da tutti o solo dagli utenti autorizzati, a partire dalla la data indicata nella scheda
- File non accessibili