Sfoglia per Relatore
Design of a 12-b 0.8-4.0-GHz I&Q RFDAC in 65-nm CMOS for radio base stations
2014/2015 AMICUCCI, LORENZO
Design of an 80-GHz frequency-multiplier-by-four with power amplification in BiCMOS process
2019/2020 De FILIPPI, GUGLIELMO MARIA
Design of high precision readout electronics for mechanical stress sensors in CMOS process
2017/2018 GARCIA TEBAR, JUAN CARLOS
Design of small-footprint, high-spectral purity and low-jitter digitally-intensive frequency synthetizers
2022/2023 DARTIZIO, SIMONE MATTIA
Digitally-intensive frequency modulators for mm-Wave FMCW radars
CHERNIAK, DMYTRO
Frequency synthesizers based on digital PLLs for cellular radio applications
GRIMALDI, LUIGI
Frequency synthesizers based on PLLs for cellular radio applications
BERTULESSI, LUCA
Fully-digital feedforward compensation for RHP zero elimination in boost converter operating in CCM
2019/2020 Melillo, Paolo
Generatore di segnale di chirp ad elevata linearità a 15.8 GHz per radar FMCW in CMOS 40 nm
2013/2014 MORETTI, MATTIA FAUSTO
High performance resonant switched capacitor converter (ReSCC) topology for high conversion ratio DC-DC voltage conversion
2022/2023 DAGO, ALESSANDRO
High-efficiency inductorless frequency synthesis
SANTICCIOLI, ALESSIO
Linea di ritardo controllata in tensione con guadagno adattivo e feed-forward integrato per convertitori DC/DC con controllo time-based
2021/2022 VITTORI, GABRIELE
Linear voltage regulators for PLL in 28nm CMOS
2018/2019 ARMELI, WALTER
Metodologie di quantizzazione digitale per PLL frazionari a basse spurie
2018/2019 SQUIZZATO, GABRIELE
Moltiplicatore di clock a 2.5 GHz in CMOS 28 nm a basso prodotto jitter/consumo
2010/2011 PALATTELLA, CLAUDIA
Multi-core frequency synthesizers for MM-wave communications
2020/2021 Karman, Saleh
A new delta-sigma time-to-digital converter for low-jitter digital PLLs
2018/2019 SHEHATA, ABANOB
On-chip calibration of a 12-bit 1 GS/s time-interleaved ADC in 28nm CMOS
2019/2020 Be', Gabriele
Progetto di blocchi abilitanti per PLL a 14 GHz con jitter minore di 100 fs in CMOS 28 nm
2018/2019 TORELLI, LUCIANO
Progetto di oscillatore a controllo digitale a 20 GHz per wireless backhaul 5G
2017/2018 DAGO, ALESSANDRO
Legenda icone accesso al fulltext
- File accessibili da tutti
- File accessibili dagli utenti autorizzati
- File accessibili da tutti o solo dagli utenti autorizzati, a partire dalla la data indicata nella scheda
- File non accessibili